Method and apparatus for providing multiple configuration reset modes for an intelligent bridge
First Claim
Patent Images
1. An intelligent bridge comprising:
- a) a retry circuit coupled to a first external bus for receiving a retry signal, and responsive thereto, generating retry cycles onto the first external bus; and
b) a reset circuit, coupled to a local processor, for receiving a reset signal, and responsive thereto, resetting the local processor, said reset circuit performs one of bringing the local processor into reset and keeping the local processor in reset, when the reset signal is asserted and bringing the local processor out of reset when the reset signal is not asserted;
wherein the retry circuit and the reset circuit provide multiple configuration modes for the intelligent bridge.
1 Assignment
0 Petitions
Accused Products
Abstract
An integrated circuit for providing multiple configuration modes in a multi-funtion intelligent bridge that includes an integrated processor. A first circuit, coupled to a first external bus, for selectively generating retry cycles onto the first external bus in response to a retry signal is provided. A second circuit, coupled to a local processor, for selectively resetting a local processor that is integrated in the intelligent bridge in response to a reset signal is provided. The first and second circuit, in conjunction with the retry signal and the reset signal, selectively provides one of a multiple number of configuration reset modes for the multi-function intelligent bridge.
17 Citations
13 Claims
-
1. An intelligent bridge comprising:
-
a) a retry circuit coupled to a first external bus for receiving a retry signal, and responsive thereto, generating retry cycles onto the first external bus; and b) a reset circuit, coupled to a local processor, for receiving a reset signal, and responsive thereto, resetting the local processor, said reset circuit performs one of bringing the local processor into reset and keeping the local processor in reset, when the reset signal is asserted and bringing the local processor out of reset when the reset signal is not asserted; wherein the retry circuit and the reset circuit provide multiple configuration modes for the intelligent bridge. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method comprising the steps of:
-
(a) receiving a reset signal; (b) receiving a retry signal; (c) determining if said reset signal is active; (d) if yes, determining if the retry signal is active, (i) if yes, holding a local processor in reset mode and allowing configuration cycles of the host processor to configure an intelligent bridge; (ii) if no, blocking configuration cycles of a host processor and allowing an external agent to configure the intelligent bridge; (e) if no, determining whether the retry signal is active, (i) if yes, allowing the host processor to access the intelligent bridge; (ii) if no, blocking configuration cycles of the host processor and allowing the local processor to configure the intelligent bridge. - View Dependent Claims (10, 11, 12, 13)
-
Specification