Quantization/inverse quantization unit selectably accommodating multiple video encoding standards and including differential pulse code modulator

• US 5,870,435 A
• Filed: 04/25/1997
• Issued: 02/09/1999
• Est. Priority Date: 12/09/1996
• Status: Expired due to Fees

• Current Assignee: Electronics and Telecommunications Research Institute
• Original Assignee: Electronics and Telecommunications Research Institute
• Inventors: Choi, Jang-Sik, Kim, Sang-Beom, Min, Byoung-Ki, Hwang, Seung-Ku
• Primary Examiner(s): Chin, Stephen
• Assistant Examiner(s): GLUCK, JEFFREY WILLIAM
• Application Number:
  US08/840,642
• Time in Patent Office: 655 Days
• Field of Search: 375/240-242, 375/244, 375/245, 370/477, 341/76, 341/87, 341/200, 348/400, 348/403-405, 348/409, 348/410, 348/420, 348/472, 382/248, 382/250, 382/251, 358/432, 358/433, 386/33, 386/34, 386/109, 386/112
• US Class Current: 375/245
• CPC Class Codes: G06T 9/005 Statistical coding, e.g. Huffman, run length coding
• CPC Class Codes: H03M 7/3044 Conversion to or from differential modulation with several bits only, i.e. the difference between successive samples being coded by more than one bit, e.g. differential pulse code modulation [DPCM] H03M7/3004 takes precedence; voice coding G10L19/00; image coding H04N19/00
• CPC Class Codes: H04B 14/06 using differential modulation, e.g. delta modulation
• CPC Class Codes: H04N 19/60 using transform coding

Abstract

Disclosed is a quantization/inverse quantization circuit including a differential pulse code modulator (DPCM). Video CODEC standards (i.e., JPEG, H.261, H.263, MPEG-1, and MPEG-2) include various functions for an image compression and an image reconstruction. The conventional quantization/inverse quantization circuit has been designed to be fit for only one desired standard, so that the quantization/inverse quantization circuit used for one standard cannot be directly used for another standard. Accordingly, in relation to a difference between standards and required function therebetween in order to use the present invention in all video CODEC standards, the present invention discloses a quantization/inverse quantization circuit which can support all modes (i.e., a quantization mode in coding, an inverse quantization mode in decoding, and a reconstruction mode) by employing one quantization circuit as a quantization/inverse quantization circuit which can be used in all video CODEC standards.

Claims

1. A quantization/inverse quantization circuit having a differential pulse code modulator (DPCM) in a video coder-decoder (CODEC), comprising:

an internal direct current (DC) processor which detects that a number `128` is converted to `255` in case of an inverse quantization of video CODEC standards H.261 and H.263 and then reconstructs an original number, or directly passes through other modes without any conversion, in order to quantize a discrete cosine transform (DCT) result in video CODEC standards JPEG, H.261, H.263, MPEG-1, and MPEG-2, to inverse quantize a differential pulse code modulation result or to inverse quantize again the quantized result;

a Booth coded additive circuit which generates an input value of 3 bits necessary to a multiplier in order to perform a 3-bit multiplication;

a Booth multiplier which actually performs a multiplication and a division in quantization/inverse quantization;

a mismatch control circuit which is needed in said video CODEC standard MPEG-2; and

a DPC path control circuit which obtains a difference between DC values of data blocks, and includes a selecting means for selecting an input according to a process mode.

2. The quantization/inverse quantization circuit including a DCPM in video CODEC as set forth in claim 1, in order to detect a decimal number `255` from input values in cases of said inverse quantization in said video CODEC standards H.261 and H.263 and then to convert `255` into `128`, wherein sdaid internal DC processor checks a mode signal H_-- I_-- DC indication said video CODEC standards H.261 and H.263, a sign bit being a most significant bit (MSB) of an input value, and the input value'"'"'s 8 least significant bits (LSBs), and said input value is regarded as `255` when each of the aformentioned bits is `1`;

said internal DC processor masks the 7 LSBs of said 8 LSBs with `0` by activating a 255_-- ACTIVE signal; and

said internal DC processor directly passes said input value therthrough without any conversion in the case of modes other than said video CODEC standards H.261 and H.263.

3. The quantization/inverse quantization circuit including a DPCM in video CODEC as set forth in claim 1, wherein said mismatch control circuit performs an exclusive OR operation between an LSB of an inverse quantization result and a previous LSB through the last result value of a block, and said inverse quantization result is outputted, to discriminate wheter a sum of inverse quantization results of a block is an odd number or an even number in an inverse quantization mode of said video CODEC standard MPEG-2;

and

when said last result value is `10`, said mismatch control circuit performs an exclusive OR operation between a sum of LSBs and a current LSB in order to invert LSB of the last result, and converts a result of said exclusive OR operation into a current output LSB bit value.

4. The quantization/inverse quantization circuit including a DCPM in video CODEC as set forth in claim 1, wherein said quantization/inverse quantization circuit determines an output signal of a first selecting means selected by a MODE_-- ENC signal from inputs consisting of an output IQ_-- IN of said DPCM and a quantized output value IQ_-- RECON;

said quantization/inverse quantization circuit determines an output signal of a second selecting means selected by a Q_-- INTRA signal from inputs consisting of a result of said first selecting means and a DCT result Q_-- IN;

said quantization/inverse quantization circuit reads a previous DC component at a position wherein a DC component value corresponding to said QINTRA signal is stored, and performs addition or subtraction using that DC component; and

said quantization/inverse quantization circuit supports a third selecting means and said DPCM in quantization and inverse quantization modes, in order to store said DC component value.