×

Carrier reproducing circuit including region deciding circuitry

  • US 5,872,812 A
  • Filed: 09/05/1996
  • Issued: 02/16/1999
  • Est. Priority Date: 01/30/1996
  • Status: Expired due to Fees
First Claim
Patent Images

1. A carrier reproducing circuit for a multi-valued quadrature amplitude modulation system in which normal signal points are located in a non-square pattern in a phase-amplitude signal space, comprising:

  • carrier outputting means for outputting a carrier which has a frequency and phase depending on a control signal;

    quadrature demodulating means for quadrature-demodulating an inputted signal with said carrier and outputting a baseband signal;

    phase error detecting means for detecting a phase error between the position of the baseband signal in a phase-amplitude signal space and the position of a corresponding one of a plurality of predetermined normal signal points in the phase-amplitude signal space;

    control signal generating means for generating the control signal in order to reduce the phase error based on said phase error;

    first region deciding means for detecting a presence of the baseband signal, when out of phase, in a first region composed of eight small regions defined around eight signal points, farthest from the center of the phase-amplitude signal space, and outputting a first signal;

    second region deciding means for detecting a presence of the baseband signal, when out of phase, in a second region composed of four small regions defined across the axes of the phase-amplitude signal space outside of the normal signal points, and outputting a second signal; and

    selective outputting means for outputting a phase error detected by said phase error detecting means with respect to the baseband signal at the time said first signal is outputted, to said control signal generating means, if said second signal is not outputted over a predetermined period of time around the time at which said first signal is outputted, and outputting a phase error detected by said phase error detecting means with respect to the baseband signal at the time said first signal is outputted in a preceding cycle, to said control signal generating means, if said second signal is outputted in said predetermined period of time.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×