Interconnect delay calculation apparatus and path delay value verification apparatus for designing semiconductor integrated circuit and circuit model data storage device
First Claim
1. An interconnect delay calculation apparatus for calculating estimated interconnect delay values for an interconnect wire length when an output of a first macro cell is connected to inputs of n second macro cells (n≧
- 1) in designing a semiconductor integrated circuit, said interconnect delay calculation apparatus comprising;
storage means for electrically storing therein predetermined data about a circuit model designed for said interconnect wire length and consisting essentially of a common portion and a branch portion with a fan-out of n, said common portion having a first resistance connected between said output of said first macro cell and a branch point, and a first capacitance connected between said branch point and ground, said branch portion including branch interconnect wires for connecting said branch point to said n second macro cells, respectively, and uniformly branched for the fan-out of n, each of said branch interconnect wires having a second resistance connected between said branch point and the input of a corresponding one of said second macro cells, a second capacitance serving as a parasitic capacitance and connected between the input of the corresponding one of said second macro cells and the ground, and a pin capacitance connected between the input of the corresponding one of said second macro cells and the ground, andcalculating means for electrically calculating said estimated interconnect delay values using a predetermined delay calculation expression specified by time constants of said first and second resistances, said first and second capacitances, and said pin capacitance on the basis of said predetermined data extracted from said storage means.
2 Assignments
0 Petitions
Accused Products
Abstract
A circuit model is used which consists essentially of a common portion having an interconnect wire length percentage of A %, and a branch portion having an interconnect wire length percentage of (100-A) % and branched uniformly for each fan-out (n). An interconnect delay calculation apparatus calculates estimated interconnect delay values using data of a coefficient (A) previously determined for each fan-out (n) from past design data by a statistical technique on the basis of a delay calculation expression for the circuit model which is {A/100+(100-A)/(100n2)}Rw(Cw+Cp). The estimated interconnect delay values are calculated accurately when a semiconductor integrated circuit is designed.
29 Citations
13 Claims
-
1. An interconnect delay calculation apparatus for calculating estimated interconnect delay values for an interconnect wire length when an output of a first macro cell is connected to inputs of n second macro cells (n≧
- 1) in designing a semiconductor integrated circuit, said interconnect delay calculation apparatus comprising;
storage means for electrically storing therein predetermined data about a circuit model designed for said interconnect wire length and consisting essentially of a common portion and a branch portion with a fan-out of n, said common portion having a first resistance connected between said output of said first macro cell and a branch point, and a first capacitance connected between said branch point and ground, said branch portion including branch interconnect wires for connecting said branch point to said n second macro cells, respectively, and uniformly branched for the fan-out of n, each of said branch interconnect wires having a second resistance connected between said branch point and the input of a corresponding one of said second macro cells, a second capacitance serving as a parasitic capacitance and connected between the input of the corresponding one of said second macro cells and the ground, and a pin capacitance connected between the input of the corresponding one of said second macro cells and the ground, and calculating means for electrically calculating said estimated interconnect delay values using a predetermined delay calculation expression specified by time constants of said first and second resistances, said first and second capacitances, and said pin capacitance on the basis of said predetermined data extracted from said storage means. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
- 1) in designing a semiconductor integrated circuit, said interconnect delay calculation apparatus comprising;
-
11. A path delay value verification apparatus for functioning to calculate a path delay value of a semiconductor integrated circuit when said semiconductor integrated circuit is designed, said path delay value verification apparatus comprising an interconnect delay calculation apparatus, said path delay value verification apparatus using said interconnect delay calculation apparatus to electrically calculate estimated interconnect delay values of individual interconnect wire lengths in said semiconductor integrated circuit, said interconnect delay calculation apparatus calculating estimated interconnect delay values for an interconnect wire length when an output of a first macro cell is connected to inputs of n second macro cells (n≧
- 1) in designing said semiconductor integrated circuit, said interconnect delay calculation apparatus comprising;
storage means for electrically storing therein predetermined data about a circuit model designed for said interconnect wire length and consisting essentially of a common portion and a branch portion with a fan-out of n, said common portion having a first resistance connected between said output of said first macro cell and a branch point, and a first capacitance connected between said branch point and ground, said branch portion including branch interconnect wires for connecting said branch point to said n second macro cells, respectively, and uniformly branched for the fan-out of n, each of said branch interconnect wires having a second resistance connected between said branch point and the input of a corresponding one of said second macro cells, a second capacitance serving as a parasitic capacitance and connected between the input of the corresponding one of said second macro cells and the ground, and a pin capacitance connected between the input of the corresponding one of said second macro cells and the ground, and calculating means for electrically calculating said estimated interconnect delay values using a predetermined delay calculation expression specified by time constants of said first and second resistances, said first and second capacitances, and said pin capacitance on the basis of said predetermined data extracted from said storage means.
- 1) in designing said semiconductor integrated circuit, said interconnect delay calculation apparatus comprising;
-
12. A circuit model data storage device for electrically holding predetermined data for calculating estimated interconnect delay values of a semiconductor integrated circuit,
wherein said predetermined data are data indicative of respective portions of a circuit model, wherein said circuit model is designed for an interconnect wire length when an output of a first macro cell is connected to inputs of n second macro cells (n≧ - 1), and consists essentially of a common portion and a branch portion with a fan-out of n, said common portion having a first resistance connected between said output of said first macro cell and a branch point, and a first capacitance connected between said branch point and ground, said branch portion including branch interconnect wires for connecting said branch point to said n second macro cells, respectively, and uniformly branched for the fan-out of n, each of said branch interconnect wires having a second resistance connected between said branch point and the input of a corresponding one of said second macro cells, a second capacitance serving as a parasitic capacitance and connected between the input of the corresponding one of said second macro cells and the ground, and a pin capacitance connected between the input of the corresponding one of said second macro cells and the ground, and
wherein said data indicative of said respective portions correspond to data about said first and second resistances, said first and second capacitances, said pin capacitance, said fan-out, and the proportions of said common portion and said branch portion, based upon said interconnect wire length. - View Dependent Claims (13)
- 1), and consists essentially of a common portion and a branch portion with a fan-out of n, said common portion having a first resistance connected between said output of said first macro cell and a branch point, and a first capacitance connected between said branch point and ground, said branch portion including branch interconnect wires for connecting said branch point to said n second macro cells, respectively, and uniformly branched for the fan-out of n, each of said branch interconnect wires having a second resistance connected between said branch point and the input of a corresponding one of said second macro cells, a second capacitance serving as a parasitic capacitance and connected between the input of the corresponding one of said second macro cells and the ground, and a pin capacitance connected between the input of the corresponding one of said second macro cells and the ground, and
Specification