Pattern data compression and decompression for semiconductor test system
First Claim
1. A compression and decompression method to be used for transferring test pattern data from a storage device of a host computer to a pattern memory in a semiconductor test system for testing a semiconductor device, comprising the following steps of:
- extracting vector data from a test pattern file in said storage device;
classifying said vector data into three groups, a first group of which has a higher frequency of data repetition, a second group has an intermediate frequency of data repetition and a third group has a lower frequency of data repetition than that of said first or second group;
converting said vector data in said first and second groups to a short code and a long code, respectively, indicating an order of said data repetition rate, and specifying said vector data in said third group by an escape code and attaching said vector data in said third group to said escape code;
forming a translation table showing the relationship between said short code and said vector data in said first group and between said long code and said vector data in said second group;
merging said short code, said long code and said escape code attached by said vector data in said third group with non-vector data from said storage device to form a compressed test pattern file;
receiving said compressed test pattern by a decompression means and detecting said short code, said long code and said escape code in said compressed test pattern;
translating said short code and long code to corresponding vector data in said first and second groups based on said relationship shown in said translation table by said decompression means; and
sending said vector data in said first and second groups translated by said decompression means and said vector data in said third group to said pattern memory in said semiconductor test system.
0 Assignments
0 Petitions
Accused Products
Abstract
A compression and decompression apparatus to be used for transferring test pattern data from a storage device of a host computer to a pattern memory in a semiconductor test system for testing a semiconductor device to decrease the time required for the data transfer. The compression and decompression apparatus includes: a compression means for classifying vector data in the test pattern data into a first group to be compressed to a short code and a second group not to be compressed, and for producing a look-up table showing relationship between the short code and the vector data in the first group; a compressed test pattern file storing compressed test pattern including the short code, data vector in the second group and the look-up table; and a hardware decompression circuit provided in the semiconductor test system or proximity thereto for decompressing the compressed test pattern based on the short code and the relationship shown in the look-up table and for sending decompressed test pattern to the pattern memory in the semiconductor test system.
61 Citations
15 Claims
-
1. A compression and decompression method to be used for transferring test pattern data from a storage device of a host computer to a pattern memory in a semiconductor test system for testing a semiconductor device, comprising the following steps of:
-
extracting vector data from a test pattern file in said storage device; classifying said vector data into three groups, a first group of which has a higher frequency of data repetition, a second group has an intermediate frequency of data repetition and a third group has a lower frequency of data repetition than that of said first or second group; converting said vector data in said first and second groups to a short code and a long code, respectively, indicating an order of said data repetition rate, and specifying said vector data in said third group by an escape code and attaching said vector data in said third group to said escape code; forming a translation table showing the relationship between said short code and said vector data in said first group and between said long code and said vector data in said second group; merging said short code, said long code and said escape code attached by said vector data in said third group with non-vector data from said storage device to form a compressed test pattern file; receiving said compressed test pattern by a decompression means and detecting said short code, said long code and said escape code in said compressed test pattern; translating said short code and long code to corresponding vector data in said first and second groups based on said relationship shown in said translation table by said decompression means; and sending said vector data in said first and second groups translated by said decompression means and said vector data in said third group to said pattern memory in said semiconductor test system. - View Dependent Claims (2, 3, 4)
-
-
5. A compression and decompression apparatus to be used for transferring test pattern data from a storage device of a host computer to a pattern memory in a semiconductor test system for testing a semiconductor device, comprising:
-
a compression means for classifying vector data in said test pattern data into a first group to be compressed to a short code and a second group not to be compressed, and for producing a look-up table showing relationship between said short code and said vector data in said first group; a compressed test pattern file storing compressed test pattern including said short code, data vector in said second group and said look-up table; and a hardware decompression circuit provided in said semiconductor test system or proximity thereto for decompressing said compressed test pattern based on said short code and said relationship shown in said look-up table and for sending decompressed test pattern to said pattern memory in said semiconductor test system. - View Dependent Claims (6, 7, 8, 9, 10)
-
-
11. A compression and decompression apparatus to be used for transferring test pattern data from a storage device of a host computer to a pattern memory in a semiconductor test system for testing a semiconductor device, comprising:
-
means for extracting vector data from a test pattern file in said storage device; means for classifying said vector data into three groups, a first group of which has a higher frequency of data repetition, a second group has an intermediate frequency of data repetition and a third group has a lower frequency of data repetition than that of said first or second group; means for converting said vector data in said first and second groups to a short code and a long code, respectively, indicating an order of said data repetition rate, and specifying said vector data in said third group by an escape code and attaching said vector data in said third group to said escape code; means for forming a translation table showing the relationship between said short code and said vector data in said first group and between said long code and said vector data in said second group; means for merging said short code, said long code and said escape code attached by said vector data in said third group with non-vector data from said storage device to form a compressed test pattern file; a control logic provided in said semiconductor test system or proximate thereto for controlling an overall decompression operation; a latch for receiving said compressed test pattern under the control of said control logic; a memory for storing said translation table transferred from said compressed test pattern file to read the test pattern data based on said short and long codes; and a selector for selecting either output data of said memory or output data of said latch under the control of said control logic. - View Dependent Claims (12, 13, 14, 15)
-
Specification