Capacitor array having user-adjustable, manufacturer-trimmable capacitance and method
First Claim
1. An integrated circuit capacitor array having first and second ports and presenting a selectable desired capacitance between the first and second ports, comprising in combination:
- (a) a plurality of capacitors each having a first terminal coupled to the first port, and also having a second terminal;
(b) a plurality of switches, each of the switches having a control electrode, a first main electrode, and a second main electrode, the first main electrode of each switch being coupled to the second port, the second main electrode of that switch being coupled to the second terminal of a corresponding one of the capacitors;
(c) a control circuit having a plurality of capacitance selection inputs representing the desired capacitance and a plurality of trim inputs representing a deviation from nominal of the capacitances of the capacitors, the control circuit producing a plurality of selection signals on the control electrodes of the plurality of switches, respectively, in response to the plurality of capacitance selection inputs in conjunction with the plurality of trim inputs to select one or more of the switches and the capacitors coupled thereto to couple the selected capacitors in parallel between the first and second ports and thereby provide between the first and second ports an accurate value of the desired capacitance despite any deviations from nominal of the capacitances of the capacitors.
1 Assignment
0 Petitions
Accused Products
Abstract
A programmable integrated circuit capacitor array includes a plurality of binarily weighted capacitors (16) and a plurality of switches (18) selectively coupling the capacitors in parallel between first and second terminals. A control circuit (10) responds to a plurality of capacitance selection inputs (CS0,1,2) in conjunction with a plurality of trim inputs (TR0,1) and a sign input (TRS) to produce a plurality of selection signals (SEL0,1 . . . 7) on control electrodes of the switches to couple one or more of the capacitors and thereby provide an accurate value of the desired capacitance between the first and second terminals despite any manufacturing deviations in capacitance per unit area.
150 Citations
20 Claims
-
1. An integrated circuit capacitor array having first and second ports and presenting a selectable desired capacitance between the first and second ports, comprising in combination:
-
(a) a plurality of capacitors each having a first terminal coupled to the first port, and also having a second terminal; (b) a plurality of switches, each of the switches having a control electrode, a first main electrode, and a second main electrode, the first main electrode of each switch being coupled to the second port, the second main electrode of that switch being coupled to the second terminal of a corresponding one of the capacitors; (c) a control circuit having a plurality of capacitance selection inputs representing the desired capacitance and a plurality of trim inputs representing a deviation from nominal of the capacitances of the capacitors, the control circuit producing a plurality of selection signals on the control electrodes of the plurality of switches, respectively, in response to the plurality of capacitance selection inputs in conjunction with the plurality of trim inputs to select one or more of the switches and the capacitors coupled thereto to couple the selected capacitors in parallel between the first and second ports and thereby provide between the first and second ports an accurate value of the desired capacitance despite any deviations from nominal of the capacitances of the capacitors.
-
-
2. An integrated circuit capacitor array having first and second ports and presenting a selectable desired capacitance between the first and second ports, comprising in combination:
-
(a) a plurality of capacitors each having a first terminal coupled to the first port, and also having a second terminal; (b) a plurality of switches, each of the switches having a control electrode, a first main electrode, and a second main electrode, the first main electrode of each switch being coupled to the second port, the second main electrode of that switch being coupled to the second terminal of a corresponding one of the capacitors; (c) a control circuit having a plurality of capacitance selection inputs representing the desired capacitance, a plurality of trim inputs representing a deviation from nominal of the capacitances of the capacitors, and a sign input, the control circuit producing a plurality of selection signals on the control electrodes of the plurality of switches, respectively, in response to the plurality of capacitance selection inputs in conjunction with the plurality of trim inputs and the sign input to select one or more of the switches and the capacitors coupled thereto to couple the selected capacitors in parallel between the first and second ports and thereby provide between the first and second ports an accurate value of the desired capacitance despite any deviations from nominal of the capacitances of the capacitors. - View Dependent Claims (3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
11. The integrated circuit capacitor array of claim 10 wherein the control circuit includes a stored look-up table of values of SEL corresponding to various combinations of values of the binary numbers CAPSEL, TRIM and TRS.
-
12. The integrated circuit capacitor array of claim 10 wherein the control circuit includes
i. a plurality of capacitance selection inputs, a plurality of trim inputs, and a sign input; -
ii. a plurality of gates performing a logical ANDing function on various combinations of the capacitance selection inputs and the trim inputs; iii. a first adder summing outputs of the ANDing function gates to produce a digital number representing a digital product of the capacitance selection inputs and the trim inputs; iv. a circuit receiving the digital number and the sign input and performing an exclusive ORing function to combine the sign input with the digital number; and v. a second adder which in accordance with the sign input effectively adds or subtracts the digital number to or from a digital number representing the capacitances selection inputs and the sign input to provide between the first and second ports an accurate value of the desired capacitance selected by the plurality of capacitance selection inputs.
-
-
-
13. An integrated circuit capacitor array having first and second ports and presenting a selectable desired capacitance between the first and second ports, comprising in combination:
-
(a) a plurality of capacitors each having a first terminal coupled to the first port and also having a second terminal; (b) a plurality of switches, each of the switches having a control electrode, a first main electrode coupled to the second port, and a second main electrode coupled to the second terminal of a corresponding one of the capacitors, respectively; (c) a control circuit including i. a plurality of capacitance selection inputs, a plurality of trim inputs, and a sign input; ii. a plurality of gates performing a logical ANDing function on various combinations of the capacitance selection inputs and the trim inputs; iii. a first adder summing outputs of the ANDing function gates to produce a digital number representing a digital product of the capacitance selection inputs and the trim inputs; iv. a circuit receiving the digital number and the sign input and performing an exclusive ORing function to combine the sign input with the digital number; and v. a second adder which in accordance with the sign input effectively adds or subtracts the digital number to or from a digital number representing the capacitances selection inputs and the sign input to provide between the first and second ports an accurate value of the desired capacitance selected by the plurality of capacitance selection inputs despite deviations from nominal of the capacitance per unit area of the capacitors.
-
-
14. An integrated circuit current-to-voltage integrator, comprising in combination:
-
(a) an operational amplifier having an inverting input, a non-inverting input coupled to a reference voltage conductor, and an output; (b) a capacitor array having first and second ports and presenting a selectable desired capacitance between the first and second ports, the first port being coupled to the inverting input and the second port being coupled to the output, the capacitor array including i. a plurality of capacitors each having a first terminal coupled to the first port and also having a second terminal; ii. a plurality of switches, each of the switches having a control electrode, a first main electrode coupled to the second port, and a second main electrode coupled to the second terminal of a corresponding one of the capacitors, respectively; and iii. a control circuit having a plurality of capacitance selection inputs representing the desired capacitance, a plurality of trim inputs representing a deviation from nominal of the capacitances of the capacitors, and a sign input, the control circuit producing a plurality of selection signals on the control electrodes of the plurality of switches, respectively, in response to the plurality of capacitance selection inputs in conjunction with the plurality of trim inputs and the sign input to select one or more of the switches and the capacitors coupled thereto to couple the selected capacitors in parallel between the first and second ports and thereby provide between the first and second ports an accurate value of the desired capacitance despite any deviations from nominal of the capacitances of the capacitors.
-
-
15. A method of providing an accurate integrated circuit programmable capacitor array with a plurality of selectable values of capacitance between a first port and a second port despite manufacturing variations in the capacitance of individual capacitors in the array, the method comprising the steps of:
-
(a) providing in the array a plurality of capacitors each having a first terminal coupled to the first port, and also having a second terminal, and also providing a plurality of switches, each of the switches having a control electrode, a first main electrode, and a second main electrode, the first main electrode of each switch being coupled to the second port, the second main electrode of that switch being coupled to the second terminal of a corresponding one of the capacitors; (b) obtaining a value representing a percentage deviation from nominal of the capacitors in the array; (c) setting values of a plurality of trim inputs to represent the percentage deviation; (d) setting values of a plurality of capacitance selection inputs to represent a predetermined value of desired capacitance between the first and second ports; (e) in response to the capacitance selection inputs the trim inputs, producing a plurality of selection signals on the control electrodes of the plurality of switches, respectively, according to the expression;
space="preserve" listing-type="equation">SEL=K*CAPSEL+CAPSEL*TRIM,wherein; K is a scale factor equal to a ratio of a nominal user-selectable least significant bit capacitance divided by the minimum capacitance in the array, CAPSEL is a binary number representing the logical states of the plurality of capacitance selection inputs, and TRIM is a binary number representing the logical states of the plurality trim inputs. - View Dependent Claims (16, 17)
-
-
18. A method of providing an accurate integrated circuit programmable capacitor array with a plurality of selectable values of capacitance between a first port and a second port despite manufacturing variations in the capacitance of individual capacitors in the array, the method comprising the steps of:
-
(a) providing in the array a plurality of capacitors each having a first terminal coupled to the first port, and also having a second terminal, and also providing a plurality of switches, each of the switches having a control electrode, a first main electrode, and a second main electrode, the first main electrode of each switch being coupled to the second port, the second main electrode of that switch being coupled to the second terminal of a corresponding one of the capacitors; (b) obtaining a value representing a percentage deviation from nominal of the capacitors in the array; (c) setting values of a plurality of trim inputs to represent the percentage deviation; (d) setting values of a plurality of capacitance selection inputs to represent a predetermined value of desired capacitance between the first and second ports; and (e) in response to the capacitance selection inputs and the trim inputs, producing a plurality of selection signals on the control electrodes of the plurality of switches. - View Dependent Claims (19, 20)
-
Specification