×

Digital processing system for binary addition/subtraction

  • US 5,905,662 A
  • Filed: 09/11/1997
  • Issued: 05/18/1999
  • Est. Priority Date: 09/13/1996
  • Status: Expired due to Fees
First Claim
Patent Images

1. A digital processing system comprising:

  • arithmetic operation means for adding two binary data respectively having sign bits to output an arithmetic operation result having a sign bit;

    overflow carry detection means, connected to said arithmetic operation means, for outputting an overflow carry signal indicating an overflow carry of the arithmetic operation result on the basis of contents of the respective sign bits of the two binary data and the arithmetic operation result; and

    sign bit output means, connected to said overflow carry detection means, for outputting a sign flag with or without inverting the sign bit of the addition result in accordance with contents of the overflow carry signal.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×