High speed switching device
First Claim
Patent Images
1. A router for switching a data packet between a source and destination in a network comprising:
- an input port including a data handler, the input port receiving the data packet from the source, the data handler dividing the data packet into one or more fixed length cells;
an output port for routing the data packet to the destination;
a memory divided into a plurality of memory banks;
an input switch for receiving the fixed length cells from the input port and routing consecutive cells of the data packet to different memory banks, wherein a single cell is transferred in a cell slot time span to a memory bank; and
an output switch for routing cells received from the memory to the output port.
1 Assignment
0 Petitions
Accused Products
Abstract
A router for switching a data packet between a source and destination in a network including a plurality of input ports each including a data handler. The data handler divides a data packet into one or more fixed length cells. The router includes a plurality of output ports at least one of which is for routing the data packet to the destination and a memory divided into a plurality of memory banks. A input switch receives fixed length cells from the input ports and writes a single cell in a cell slot time span to each memory bank. An output switch routes cells received from the memory to an appropriate output port.
-
Citations
25 Claims
-
1. A router for switching a data packet between a source and destination in a network comprising:
-
an input port including a data handler, the input port receiving the data packet from the source, the data handler dividing the data packet into one or more fixed length cells; an output port for routing the data packet to the destination; a memory divided into a plurality of memory banks; an input switch for receiving the fixed length cells from the input port and routing consecutive cells of the data packet to different memory banks, wherein a single cell is transferred in a cell slot time span to a memory bank; and an output switch for routing cells received from the memory to the output port. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A router for switching a data packet between a source and destination in a network comprising;
-
an input port for receiving a data packet from the source, the input port including a data handler for dividing the data packet into fixed length cells; a memory divided into a plurality of memory banks; an input switch including a linking engine, the input switch receiving at most a single cell from the input port in a cell slot time span and routing at most a single cell from the input port to the memory in a cell slot, the input switch time division multiplexes writing of cells to the memory such that consecutive cells from the input port are written to consecutive banks in the memory, the linking engine for linking cells in the data packet to allow retrieval of the data packet from non-contiguous locations in the memory; a controller for decoding destination information associated with the data packet, the controller outputting a notification defining a routing of the data packet through the router; an output port including a result processor for receiving the notification from the controller and initiating a transfer of the data packet from memory to the output port; and an output switch for routing cells received from the memory to the output port.
-
-
14. A router for switching a data packet between a source and destination in a network comprising:
-
a plurality of input ports each including a data handler, a first input port receiving the data packet from the source, the data handler of the first input port dividing the data packet into one or more fixed length cells; a plurality of output ports at least one of which is for routing the data packet to the destination; a memory divided into a plurality of memory banks; an input switch for receiving fixed length cells from one or more input ports and routing consecutive cells of the data packet to different memory banks, wherein a single cell is transferred in a cell slot time span to a memory bank; and an output switch for routing cells received from the memory to an appropriate output port. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25)
-
Specification