Electrical isolation of endoscopic video camera

• US 5,913,817 A
• Filed: 08/20/1997
• Issued: 06/22/1999
• Est. Priority Date: 04/05/1995
• Status: Expired due to Term

• Current Assignee: Karl Storz Imaging, Inc (Karl Storz Se & Co. Kg)
• Original Assignee: Karl Storz Imaging, Inc (Karl Storz Se & Co. Kg)
• Inventors: Lee, David B.
• Primary Examiner(s): Leubecker, John P.
• Application Number:
  US08/915,120
• Time in Patent Office: 671 Days
• Field of Search: 600/101, 600/109, 600/134, 600/117, 600/118, 348/76, 348/296, 128/901
• US Class Current: 600/134
• CPC Class Codes: H04N 23/555 for picking-up images in sites, inaccessible due to their dimensions or hazardous conditions, e.g. endoscopes or borescopes
• CPC Class Codes: H04N 23/66 Remote control of cameras or camera parts, e.g. by remote control devices
• CPC Class Codes: H04N 25/616 involving a correlated sampling function, e.g. correlated double sampling [CDS] or triple sampling
• CPC Class Codes: H04N 25/71 Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
• CPC Class Codes: H04N 25/75 Circuitry for providing, modifying or processing image signals from the pixel array

Abstract

A video camera isolation system and method for use with video cameras that are coupled to endoscopes that utilize simple pulse transformer technology to isolate the video camera head from the video processing circuitry allowing the processing circuitry to be referenced to ground. The video signal from the CCD sensor in the camera head is specifically processed to prevent shutter pulses from interfering with the isolated video signal. Special circuitry blanks the shutter pulse from the pulse transformer. Timing errors due to cable length delays are corrected by means of a pilot signal which correlates with the CCD output signal. Open collector data circuitry is also specially processed by dual channel detecting and amplifying circuits which are transistor switched through the pulse transformers before being delivered to and from the camera head. Timing pulses are processed through logic buffering conditioning circuitry and pulse transformers for reconstruction on the secondary of the pulse transformer by hysteresis buffers. Cable delay compensating is provided by pilot pulse received from a CCD driver that is applied to a correlated double sampling pulse generator having an output to a correlated double sampling circuit to recover the output signal from the CCD sensor. The circuits described allow simple pulse transformer technology to effectively isolate the video camera head connected to an endoscope from the electronic circuitry.

Claims

1. An electrical isolation circuit for endoscopic video cameras comprising;

a video camera having a CCD sensor;

an electronic video processing circuit include a plurality of signal lines transmitting signals between said electronic video processing circuit and said video camera;

electrical isolation circuit means interposed between said electronic video processing circuit and said video camera for providing electrial isolation therebetween; and

cable delay compensating means compensating for cable delay of a video signal from said CCD sensor.

2. The electrical isolation circuit according to claim 1 wherein;

said electrical isolation circuit means comprises a plurality of pulse transformers.

3. The electrical isolation circuit according to claim 2 in which said plurality of pulse transformers comprise a separate pulse transformer for each signal line between said electronic video processing circuit and said video camera.

4. The electrical isolation circuit according to claim 3 in which said plurality of signal lines include a video signal line and a shutter pulse line, said electrical isolation circuit means further including interference preventing means for preventing interference from shutter pulse signals on said video signal line.

5. The electrical isolation circuit according to claim 4 in which said interference preventing means comprises switch means for interrupting said video signal when a shutter pulse is received.

6. The electrical isolation circuit according to claim 5 in which said switch means is a transistor switch;

said transistor switch being normally on; and

circuit means for turning said transistor switch off when a shutter pulse is received.

7. The electrical isolation circuit according to claim 6 in which said transistor switch comprises a MOS FET transistor switch.

8. The electrical isolation circuit according to claim 7 wherein at least some of said plurality of signal lines transmit a plurality of timing pulses, and further including an isolating pulse transformer for each signal line transmitting a timing pulse;

timing pulse converting means for converting each timing pulse to a leading and lagging spike; and

timing pulse reconstructing means for reconstructing said timing pulses on a secondary side of each of said pulse transformers.

9. The electrical isolation circuit according to claim 8 in which said timing pulse converting means comprises;

a resistor in series with said pulse transformer primary; and

a logic buffer driving said timing pulses whereby pulses much longer then the time constant of said resistor and transformer are passed.

10. The electrical isolation circuit according to claim 9 in which said timing pulse reconstructing means comprises;

biasing means biasing said timing pulse spikes to a reference voltage; and

a hysteresis buffer which changes state to reconstruct said timing pulses.

11. The electrical isolation circuit according to claim 7 including isolation processing means for processing and isolating bidirectional data signals.

12. The electrical isolation circuit according to claim 11 in which said isolation processing means comprises;

a pulse transformer; and

translating means for a carrier signal into an open collector signal for translating transmission across said pulse transformer.

13. The electrical isolation circuit according to claim 12 in which said translating means comprises;

an electronic shunt switch connected to the primary and secondary of said pulse transformer;

a resistor connected to a winding on said pulse transformer; and

means applying an AC voltage source to said pulse transformer through said resistor.

14. The electrical isolation circuit according to claim 13 in which said electronic shunt switch comprises;

first detecting means for detecting and translating said carrier signal to a logic level; and

second detector means detecting a low carrier level as a result of a low logic signal level;

whereby said bidirectional data signal are transferred from said pulse transformer primary or vice versa.

15. The electrical isolation circuit according to claim 14 in which said first detecting means comprises;

a transistor in series with a capacitor for detecting said carrier signal; and

an open collector switch to translate said detected carrier signal to said logic level.

16. The electrical isolation circuit according to claim 15 wherein at least some of said plurality of signal lines transmit a plurality of timing pulses, and further including an isolating pulse transformer for each signal line transmitting a timing pulse;

timing pulse converting means for converting each timing pulse to a leading and lagging spike; and

timing pulse reconstructing means for reconstructing said timing pulses on a secondary side of each of said pulse transformers.

17. The electrical isolation circuit according to claim 16 in which said timing pulse converting means comprises;

a resistor in series with said pulse transformer primary; and

a logic buffer driving said timing pulses whereby pulses much longer then the time constant of said resistor and transformer are passed.

18. The electrical isolation circuit according to claim 1 including isolation processing means for processing and bidirectional data signals.

19. The electrical isolation circuit according to claim 18 in which said isolation processing means comprises;

a pulse transformer and;

translating means for translating a carrier signal into an open collector signal for transmission across said pulse transformer.

20. The electrical isolation circuit according to claim 19 in which said translating means comprises;

an electronic shunt switch connected to the primary and secondary of said pulse transformer;

a resistor connected to a winding on said pulse transformer; and

means applying an AC voltage source to said pulse transformer through said resistor.

21. The electrical isolation circuit according to claim 20 in which said electronic shunt switch comprises;

first detecting means for detecting and translating said carrier signal to a logic level and;

second detector means detecting a low carrier level as a result of a low logic signal level;

whereby said bidirectional data signals are transferred from said pulse transformer primary or vice versa.

22. The electrical isolation circuit according to claim 21 in which said first detecting means comprises;

a transistor in series with a capacitor for detecting said carrier signal; and

an open collector switch to translate said detected carrier signal to said logic level.

23. The electrical isolation circuit according to claim 1 wherein at least some of said plurality of signal lines transmit a plurality of timing pulses, and further including an isolating pulse transformer for each signal line transmitting a timing pulse;

timing pulse converting means for converting each timing pulse to a leading and lagging spike; and

timing pulse reconstructing means for reconstructing said timing pulses on a secondary side of each of said pulse transformers.

24. The electrical isolation circuit according to claim 23 in which said timing pulse converting means comprises;

a resistor in series with said pulse transformer primary; and

a logic buffer driving said timing pulses whereby pulses much longer then the time constant of said resistor and transformer are passed.

25. The electrical isolation circuit according to claim 24 in which said timing pulse reconstructing means comprises;

biasing means biasing said timing pulse spikes to a reference voltage; and

a hysteresis buffer which changes state to reconstruct said timing pulses.

26. The electrical isolation circuit according to claim 1 in which said cable delay compensating means comprises;

timing reference deriving means for providing a pilot pulse;

an isolation transformer receiving said pilot pulse;

correlated double sampling pulse generating means generating correlated double sampling pulse outputs to a correlated double sampling circuit for recovering a signal output from said CCD sensor.

27. The electrical isolation circuit according to claim 26 in which said timing reference deriving means comprises deriving a timing reference signal from a driver for said CCD sensor.

28. The electrical isolation circuit according to claim 27 including a DC blocking circuit connected to said driver for blocking a DC component of said timing reference signal from said isolation transformer.

29. The electrical isolation circuit according to claim 28 in which said DC blocking circuit comprises a resistor in parallel with a capacitor connected to said isolation transformer.