Circuit and method for a folded bit line memory using trench plate capacitor cells with body bias contacts
First Claim
1. A memory cell for a memory array in a folded bit line configuration, the memory cell comprising:
- an access transistor formed in a pillar of single crystal semiconductor material, the access transistor having first and second source/drain regions and a body region that are vertically aligned;
a body contact coupled to the body region of the access transistor that provides a body bias to the access transistor;
the access transistor further including a gate coupled to a word line disposed adjacent to the body region;
a passing word line separated from the gate by an insulator for coupling to other memory cells adjacent to the memory cell; and
a trench capacitor, wherein the trench capacitor includes a first plate that is formed integral with the first source/drain region of the access transistor and a second plate that is disposed adjacent to the first plate and separated from the first plate by a gate oxide.
6 Assignments
0 Petitions
Accused Products
Abstract
A memory cell for a memory array in a folded bit line configuration. The memory cell includes an access transistor formed in a pillar of single crystal semiconductor material. The access transistor has first and second source/drain regions and a body region that are vertically aligned. A body contact is coupled to the body region of the access transistor that provides a body bias to the access transistor. The access transistor further includes a gate coupled to a word line disposed adjacent to the body region. A passing word line is separated from the gate by an insulator for coupling to other memory cells adjacent to the memory cell. A trench capacitor is also included. The trench capacitor includes a first plate that is formed integral with the first source/drain region of the access transistor and a second plate that is disposed adjacent to the first plate and separated from the first plate by a gate oxide.
-
Citations
19 Claims
-
1. A memory cell for a memory array in a folded bit line configuration, the memory cell comprising:
-
an access transistor formed in a pillar of single crystal semiconductor material, the access transistor having first and second source/drain regions and a body region that are vertically aligned; a body contact coupled to the body region of the access transistor that provides a body bias to the access transistor; the access transistor further including a gate coupled to a word line disposed adjacent to the body region; a passing word line separated from the gate by an insulator for coupling to other memory cells adjacent to the memory cell; and a trench capacitor, wherein the trench capacitor includes a first plate that is formed integral with the first source/drain region of the access transistor and a second plate that is disposed adjacent to the first plate and separated from the first plate by a gate oxide. - View Dependent Claims (2, 3, 4)
-
-
5. A memory device, comprising:
-
an array of memory cells, each memory cell including a vertical access transistor formed of a single crystalline semiconductor pillar that extends outwardly from a substrate with body and first and second source/drain regions, a gate disposed adjacent to a side of the pillar adjacent to the body region and a trench capacitor wherein a first plate of the trench capacitor is integral with the first source/drain region and a second plate of the trench capacitor is disposed adjacent to the first plate; a number of bit lines that are each selectively coupled to a number of the memory cells at the second source/drain region of the access transistor so as to form columns of memory cells in a folded bit line configuration; a number of word lines disposed substantially orthogonal to the bit lines in trenches between rows of the memory cells, wherein each trench includes two word lines, each word line coupled to gates of alternate access transistors on opposite sides of the trench; and a number of body contacts disposed between adjacent access transistors in a row of memory cells. - View Dependent Claims (6, 7, 8, 9, 10, 11, 12)
-
-
13. A memory array comprising:
-
a number of memory cells forming an array with a number of rows and columns, each memory cell including an access transistor having body and first and second source/drain regions formed vertically, outwardly from a substrate and a gate disposed adjacent to a side of the transistor, the second source/drain region including an upper semiconductor surface; a number of first isolation trenches separating adjacent rows of memory cells; first and second word lines disposed in each of the first isolation trenches and coupled to alternate gates on opposite sides of the trench; a number of second isolation trenches, each substantially orthogonal to the first isolation trenches and interposed between adjacent memory cells; and a number of body contacts disposed in the second isolation trenches that interconnect body regions of adjacent access transistors. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
Specification