Three dimensional structure memory
First Claim
1. A method of forming a random-access memory, comprising the steps of:
- fabricating a memory circuit on a first substrate;
fabricating a memory controller circuit on a second substrate;
bonding the first and second substrates to form interconnects between the memory circuit and the memory controller circuit, neither the first substrate alone nor the second substrate alone being sufficient to provide random access data storage, wherein said bonding is thermal diffusion bonding of the first substrate to the second substrate, and the backside of one of said substrates is thinned and then processed to form interconnection that pass through said one of said substrates and to form contacts on the backside of said one of said substrates.
3 Assignments
0 Petitions
Accused Products
Abstract
A Three-Dimensional Structure (3DS) Memory allows for physical separation of the memory circuits and the control logic circuit onto different layers such that each layer may be separately optimized. One control logic circuit suffices for several memory circuits, reducing cost. Fabrication of 3DS memory involves thinning of the memory circuit to less than 50 μm in thickness and bonding the circuit to a circuit stack while still in wafer substrate form. Fine-grain high density inter-layer vertical bus connections are used. The 3DS memory manufacturing method enables several performance and physical size efficiencies, and is implemented with established semiconductor processing techniques.
1725 Citations
73 Claims
-
1. A method of forming a random-access memory, comprising the steps of:
-
fabricating a memory circuit on a first substrate; fabricating a memory controller circuit on a second substrate; bonding the first and second substrates to form interconnects between the memory circuit and the memory controller circuit, neither the first substrate alone nor the second substrate alone being sufficient to provide random access data storage, wherein said bonding is thermal diffusion bonding of the first substrate to the second substrate, and the backside of one of said substrates is thinned and then processed to form interconnection that pass through said one of said substrates and to form contacts on the backside of said one of said substrates. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 68)
-
-
29. A method of bonding together multiple substrates each having integrated circuits formed thereon to form interconnections between the integrated circuits, the method comprising the steps of:
-
processing a mating surface on each of first and second substrates to achieve substantial planarity of the mating surfaces; forming mating, fine-grain interconnect patterns on the mating surfaces; performing fine-grain, planar thermal diffusion bonding of the mating surfaces; and thinning at least one of said substrates on which said integrated circuits are formed to form a thinned substrate, facilitating formation of said interconnects, and performing backside processing of said thinned substrate. - View Dependent Claims (30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 66, 67, 69, 70, 71, 72)
-
-
73. A method of bonding together multiple substrates each having integrated circuits formed thereon to form interconnections between the integrated circuits, the method comprising the steps of:
-
preparing on each of the first and second substrates substantially planar mating surfaces having mating contact patterns; performing thermal diffusion bonding of the mating surfaces; and thinning at least one of said substrates on which said integrated circuits are formed to form a thinned substrate, facilitating formation of said interconnects, and performing backside processing of said thinned substrate.
-
Specification