Fault tolerant circuit arrangements
First Claim
1. A fault tolerant circuit arrangement comprising:
- a plurality of replicated functional circuits connected in parallel and each having an input and a plurality of outputs including a verify output; and
test/control circuit means for detecting a verify signal outputted from the verify output of each circuit in response to an input signal applied to the input of the circuit, for comparing the verify signal to a reference signal to determine whether or not a fault is present in the circuit, and for selecting for functional operation one of the circuits tested which is shown by the corresponding verify signal to be free of a fault,wherein the test/control circuit means comprises circuit elements incorporating masking redundancy in order to render the test/control circuit means tolerant to faults.
1 Assignment
0 Petitions
Accused Products
Abstract
A fault tolerant circuit arrangement comprises a plurality of replicated non-redundant shift registers 30 connected in parallel and each having an enable/configuration input 31 and a plurality of outputs 36. Furthermore each register 30 includes a verify output 32 for outputting a verify signal indicating whether or not a fault condition is present within the register. The arrangement also includes a verification signal generator 33 for applying a fixed reference signal, a comparator 34 to which the verify signals from the outputs 32 are applied, and a control circuit 35. The test/control-logic of the comparator 34 and control circuit 35 is constructed using masking redundancy 20-24 in order to render the test/control logic tolerant to faults. The control circuit 35 serves to control testing of each of the registers 30 in turn by supplying an enable signal to the input 31 of each register 30 beginning with the first register. This causes the supply of a verify signal V1 from the verify output 32 of the first register 30 to the comparator 34 which compares the verify signal V1 to the reference signal. If the verify signal V1 is significantly different from the reference signal, this indicates that there is a fault present in the first register, and the control circuit 35 is caused to supply a disable signal to the input 31 of the first register. The test procedure is repeated for each register 30 until a verify signal is received by the comparator 34 which indicates that there is no fault present in the associated register.
-
Citations
15 Claims
-
1. A fault tolerant circuit arrangement comprising:
-
a plurality of replicated functional circuits connected in parallel and each having an input and a plurality of outputs including a verify output; and test/control circuit means for detecting a verify signal outputted from the verify output of each circuit in response to an input signal applied to the input of the circuit, for comparing the verify signal to a reference signal to determine whether or not a fault is present in the circuit, and for selecting for functional operation one of the circuits tested which is shown by the corresponding verify signal to be free of a fault, wherein the test/control circuit means comprises circuit elements incorporating masking redundancy in order to render the test/control circuit means tolerant to faults. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A liquid crystal display device comprising:
-
a matrix of pixels on a display substrate; and scan and data driver circuits for driving the matrix of pixels, wherein at least one of the scan and data driver circuits includes a fault tolerant circuit including; a plurality of replicated functional circuits connected in parallel and each having an input and a plurality of outputs including a verify output; and test/control circuit means for detecting a verify signal outputted from the verify output of each circuit in response to an input signal applied to the input of the circuit, for comparing the verify signal to a reference signal to determine whether or not a fault is present in the circuit, and for selecting for functional operation one of the circuits tested which is shown by the corresponding verify signal to be free of a fault, wherein the test/control circuit means comprises circuit elements incorporating masking redundancy in order to render the test/control circuit means tolerant to faults. - View Dependent Claims (14, 15)
-
Specification