Method and apparatus for indicating uncorrectable data errors
First Claim
1. A method for indicating to a processor that data having an uncorrectable error is to be received, the method comprising the steps of:
- a) when a data transfer request is received by a memory unit, performing a storage error detection process on a data block of the memory unit, wherein the data transfer request identifies the data block;
b) when the storage error detection process indicates an uncorrectable error, performing an error coding process to produce transmit check bits which indicate that the data block includes the uncorrectable error;
c) routing the data and the transmit check bits from the memory unit to the processor; and
d) when the data and the transmit check bits are received, performing an error decode process based on the transmit check bits to determine that the data includes the uncorrectable error, such that the data having the uncorrectable error is identified.
1 Assignment
0 Petitions
Accused Products
Abstract
A method and apparatus for identifying data that contains an uncorrectable error may be accomplished in a computer that includes a memory unit operably coupled to a processor. The memory unit includes an error detection circuit that, when an uncorrectable storage error is detected, produces transmit check bits indicating that the data being transmitted includes an uncorrectable storage error. The processor, which includes a check bit decoder, upon receiving the transmit check bits, interprets the transmit check bits to identify the uncorrectable error. When the uncorrectable error is identified, the check bit decoder provides a data error signal to a processing core of the processor, thereby interrupting the processing core which avoids a system error and the need to reboot the computer.
-
Citations
21 Claims
-
1. A method for indicating to a processor that data having an uncorrectable error is to be received, the method comprising the steps of:
-
a) when a data transfer request is received by a memory unit, performing a storage error detection process on a data block of the memory unit, wherein the data transfer request identifies the data block; b) when the storage error detection process indicates an uncorrectable error, performing an error coding process to produce transmit check bits which indicate that the data block includes the uncorrectable error; c) routing the data and the transmit check bits from the memory unit to the processor; and d) when the data and the transmit check bits are received, performing an error decode process based on the transmit check bits to determine that the data includes the uncorrectable error, such that the data having the uncorrectable error is identified. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. A data processing system comprising:
-
memory unit that includes; data storage that stores data and stored check bits; storage error detection circuit operably coupled to receive the data and the stored check bits, wherein the storage error detection circuit, using a first error detection process, produces an uncorrectable error signal when an uncorrectable storage error is detected; check bit encoder operably coupled to the storage error detection circuit, wherein the check bit encoder produces transmit check bits when the uncorrectable error signal is received, wherein the transmit check bits indicate the uncorrectable storage error; a processor operably coupled to the memory unit, wherein the processor includes; a processing core that processes data, wherein the processing core does not process the data when a data error signal is received; and transmit check bit decoder operably coupled to receive a representation of the transmit check bits and produces, in response thereto, the data error signal when the transmit check bits indicate that the data includes the uncorrectable storage error. - View Dependent Claims (16, 17, 18, 19)
-
-
20. A memory unit comprising:
-
data storage for storing data and stored check bits; storage error detection circuit operably coupled to the data storage, wherein the storage error detection circuit produces uncorrectable error signal when an uncorrectable storage error is detected within the data; and check bit encoder operably coupled to the storage error detection circuit, wherein the check bit encoder produces transmit check bits that indicate the uncorrectable storage error when the uncorrectable error signal is received.
-
-
21. A processor comprising:
-
a processing core that processes data based upon operational codes, wherein the processing core does not process the data when a data error signal is received; and transmit check bit decoder operably coupled to receive transmit check bits and produces, in response thereto, the data error signal when the transmit check bits indicate that the data includes an uncorrectable error.
-
Specification