Method of generating sine/cosine function and apparatus using the same for use in digital signal processor

0Associated
Cases 
0Associated
Defendants 
0Accused
Products 
24Forward
Citations 
0
Petitions 
5
Assignments
First Claim
1. A method for generating sine/cosine function values corresponding to a first digital phase values, comprising the steps of:
 a) receiving a second digital phase values, obtained by performing 2π
modulo operation for the first digital phase values, having the first bit group representing a quadrant and the second bit group representing a phase value, at each first clock;
b) forming a lookup table having as much storage locations as determined by the second bit group, for converting phase values of any one quadrant to one of sine and cosine function values;
c) generating a first address signal from the second bit group and a second address signal by inverting the second bit group;
d) generating sine and cosine function values for the same phase value corresponding to both the first and second address signals by accessing said lookup table, at each second clock being faster than the first clock; and
e) generating sine and cosine function values for the first digital phase values by multiplexing the sine and cosine function values obtained in said step d) according to the first bit group.
5 Assignments
0 Petitions
Accused Products
Abstract
A method of generating sine/cosine function and an apparatus using the same in digital signal processor are disclosed. The method for generating sine/cosine function values corresponding to a first digital phase values, comprising the steps of: a) receiving a second digital phase values, obtained by performing 2π modulo operation for the first digital phase values, having the first bit group representing a quadrant and the second bit group representing a phase value, at each first clock; b) forming a lookup table having as much storage locations as determined by the second bit group, for converting phase values of any one quadrant to one of sine and cosine function values; c) generating a first address signal from the second bit group and a second address signal by inverting the second bit group; d) generating sine and cosine function values for the same phase value corresponding to both the first and second address signals by accessing the lookup table, at each second clock being faster than the first clock; and e) generating sine and cosine function values for the first digital phase values by multiplexing the sine and cosine function values obtained in the step d) according to the first bit group. Therefore, the capacity of memory needed for the lookup table can be decreased without an excessive increase in hardware.
32 Citations
View as Search Results
SINE/COSINE VALUE GENERATION APPARATUS  
Patent #
US 20100182053A1
Filed 01/19/2009

Current Assignee
Himax Media Solutions Inc.

Sponsoring Entity
Himax Media Solutions Inc.

Method and apparatus for generating multiphase signal  
Patent #
US 7,193,449 B2
Filed 10/26/2004

Current Assignee
Leader Electronics Corp.

Sponsoring Entity
Leader Electronics Corp.

RF broadcasting employing sinusoidalcosine wave generation with plural lookup tables  
Patent #
US 20060253511A1
Filed 05/06/2005

Current Assignee
Harris Corporation

Sponsoring Entity
Harris Corporation

Method and apparatus for generating multiphase signal  
Patent #
US 20050094481A1
Filed 10/26/2004

Current Assignee
Leader Electronics Corp.

Sponsoring Entity
Leader Electronics Corp.

Clock generation and distribution in an emulation system  
Patent #
US 6,934,674 B1
Filed 09/24/1999

Current Assignee
Mentor Graphics Limited, Mentor Graphics Corporation

Sponsoring Entity
Mentor Graphics Limited, Mentor Graphics Corporation

Digital cosine and sine multiplication circuits  
Patent #
US 6,373,316 B1
Filed 01/18/2000

Current Assignee
MediaTek Inc.

Sponsoring Entity
International Business Machines Corporation

Cosine algorithm for relatively small angles  
Patent #
US 6,434,582 B1
Filed 06/18/1999

Current Assignee
Advanced Micro Devices Inc.

Sponsoring Entity
Advanced Micro Devices Inc.

Sine/cosine value generation apparatus  
Patent #
US 8,392,492 B2
Filed 01/19/2009

Current Assignee
Himax Media Solutions Inc.

Sponsoring Entity
Himax Media Solutions Inc.

Configurable gate array based on threedimensional writable memory  
Patent #
US 9,838,021 B2
Filed 03/06/2017

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Guobiao Zhang, Hangzhou Haicun Information Technology Co. Ltd.

Configurable gate array based on threedimensional printed memory  
Patent #
US 9,948,306 B2
Filed 03/05/2017

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Guobiao Zhang, Hangzhou Haicun Information Technology Co. Ltd.

Configurable computing array comprising threedimensional writable memory  
Patent #
US 10,075,168 B2
Filed 10/25/2017

Current Assignee
XiaMen HaiCun IP Technology LLC

Sponsoring Entity
Guobiao Zhang, XiaMen HaiCun IP Technology LLC

Configurable computing array based on threedimensional vertical writable memory  
Patent #
US 10,075,169 B2
Filed 10/25/2017

Current Assignee
ChengDu HaiCun IP Technology LLC

Sponsoring Entity
Guobiao Zhang, ChengDu HaiCun IP Technology LLC

Configurable computing array  
Patent #
US 10,084,453 B2
Filed 10/25/2017

Current Assignee
ChengDu HaiCun IP Technology LLC

Sponsoring Entity
Guobiao Zhang, ChengDu HaiCun IP Technology LLC

Configurable gate array based on threedimensional writable memory  
Patent #
US 10,116,312 B2
Filed 10/13/2017

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Guobiao Zhang, Hangzhou Haicun Information Technology Co. Ltd.

Configurable computing array using twosided integration  
Patent #
US 10,141,939 B2
Filed 10/25/2017

Current Assignee
ChengDu HaiCun IP Technology LLC

Sponsoring Entity
Guobiao Zhang, ChengDu HaiCun IP Technology LLC

Configurable computing array die based on printed memory and twosided integration  
Patent #
US 10,148,271 B2
Filed 03/09/2018

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Guobiao Zhang, Hangzhou Haicun Information Technology Co. Ltd.

Configurable computing array based on threedimensional printed memory  
Patent #
US 10,211,836 B2
Filed 03/19/2018

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Guobiao Zhang, Hangzhou Haicun Information Technology Co. Ltd.

Configurable gate array comprising threedimensional printed memory  
Patent #
US 10,230,375 B2
Filed 03/13/2018

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Guobiao Zhang, Hangzhou Haicun Information Technology Co. Ltd.

Configurable computing array package based on printed memory  
Patent #
US 10,305,486 B2
Filed 03/09/2018

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Guobiao Zhang, Hangzhou Haicun Information Technology Co. Ltd.

Configurable computing array for implementing complex math functions  
Patent #
US 10,312,917 B2
Filed 08/08/2018

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Guobiao Zhang, Hangzhou Haicun Information Technology Co. Ltd.

Processor for realizing at least two categories of functions  
Patent #
US 10,372,359 B2
Filed 05/10/2017

Current Assignee
ChengDu HaiCun IP Technology LLC

Sponsoring Entity
ChengDu HaiCun IP Technology LLC

Configurable processor with inpackage lookup table  
Patent #
US 10,445,067 B2
Filed 11/28/2018

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Hangzhou Haicun Information Technology Co. Ltd.

Configurable computing array comprising configurable computing elements  
Patent #
US 10,456,800 B2
Filed 09/05/2018

Current Assignee
Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Hangzhou Haicun Information Technology Co. Ltd.

Configurable computing array  
Patent #
US 10,700,686 B2
Filed 11/11/2018

Current Assignee
Guobiao Zhang, Hangzhou Haicun Information Technology Co. Ltd.

Sponsoring Entity
Hangzhou Haicun Information Technology Co. Ltd.

Alldigital quadrature modulator  
Patent #
US 5,121,412 A
Filed 01/03/1989

Current Assignee
Motorola Inc.

Sponsoring Entity
Motorola Inc.

Apparatus and method for transmitting information with a subminimally modulated transmission signal  
Patent #
US 5,513,219 A
Filed 08/26/1994

Current Assignee
HewlettPackard Development Company L.P.

Sponsoring Entity
Ronald E. Ham, Compaq Computer Corporation

Parallel digital data communications  
Patent #
US 5,517,433 A
Filed 07/07/1994

Current Assignee
REMOTE INTELLIGENCE INC.

Sponsoring Entity
REMOTE INTELLIGENCE INC.

Error tracking loop incorporating simplified cosine lookup table  
Patent #
US 5,533,071 A
Filed 12/30/1994

Current Assignee
LG Electronics Inc.

Sponsoring Entity
Zenith Electronics Corporation

Digital FM modulator  
Patent #
US 5,111,163 A
Filed 05/06/1991

Current Assignee
Hughes Electronics Corporation

Sponsoring Entity
Hughes Aircraft Company

Digital circuit for simultaneously generating digital sine and cosinefunction values  
Patent #
US 4,827,442 A
Filed 09/08/1987

Current Assignee
Deutsche ITT Industries GmbH

Sponsoring Entity
Deutsche ITT Industries GmbH

Digital method for synthesizing composite video signals  
Patent #
US 4,718,018 A
Filed 11/21/1985

Current Assignee
Schlumberger Systems Services Incorporated

Sponsoring Entity
Schlumberger Systems Services Incorporated

Quadratic phase memory  
Patent #
US 3,898,446 A
Filed 09/06/1974

Current Assignee
United States Of America As Represented By The Secretary Of The Army

Sponsoring Entity
United States Of America As Represented By The Secretary Of The Army

12 Claims
 1. A method for generating sine/cosine function values corresponding to a first digital phase values, comprising the steps of:
a) receiving a second digital phase values, obtained by performing 2π
modulo operation for the first digital phase values, having the first bit group representing a quadrant and the second bit group representing a phase value, at each first clock;b) forming a lookup table having as much storage locations as determined by the second bit group, for converting phase values of any one quadrant to one of sine and cosine function values; c) generating a first address signal from the second bit group and a second address signal by inverting the second bit group; d) generating sine and cosine function values for the same phase value corresponding to both the first and second address signals by accessing said lookup table, at each second clock being faster than the first clock; and e) generating sine and cosine function values for the first digital phase values by multiplexing the sine and cosine function values obtained in said step d) according to the first bit group.  View Dependent Claims (2, 3, 4)
 5. An apparatus for generating sine/cosine function values corresponding to a first digital phase values, comprising:
input means for receiving a second digital phase values, obtained by performing 2π
modulo operation for the first digital phase values, having the first bit group representing a quadrant and the second bit group representing a phase value, at each first clock;memory means having as much storage locations as determined by the second bit group, for sequentially storing one of sine and cosine function values for phase values of any one quadrant, in the form of a lookup table; address generating means for generating a first address signal from the second bit group supplied from said input means and a second address signal by inverting the second bit group; a first function value generator for generating sine and cosine function values for the same phase value corresponding to both the first and second address signals by accessing said memory means, at each second clock being faster than the first clock; and a second function value generator for generating sine and cosine function values for the first digital phase values by multiplexing the sine and cosine function values obtained in said first function value generator according to the first bit group supplied from said input means.  View Dependent Claims (6, 7, 8, 9, 10, 11, 12)
1 Specification
1. Field of the Invention
The present invention relates to a method of generating sine/cosine function and an apparatus using the same in digital signal processor, and more particularly to a method for generating sine/cosine function values corresponding to phase values of first to fourth quadrants by utilizing a lookup table having one of sine and cosine function values corresponding to phase values of any one quadrant, and an apparatus using the same.
2. Description of the Prior Art
Generally, in digital communication system, a phase error (θ) is generated when phases of a carrier signal between a transmitting side and a receiving side are not synchronized during a transmission of a complex symbol. At this time, the transmitted complex symbol is multiplied by e^{j}θ, affecting demodulated complex symbols. As a result, the demodulated complex symbol rotates in a complex plane as much as the phase error (θ). Due to this rotation, the demodulated complex symbol is moved to the detection area of other symbols in a constellation, and an error is generated during symbol detection process. Therefore, a reliable decoding depends on an accurate phase synchronization, and for this purpose, a carrier recovery circuit in receiver is utilized.
The carrier recovery circuit comprises a phase locked loop (PLL). The PLL comprises a phase error detector, a loop filter, and a trigonometric function lookup table. Here, the phase error detector detects a phase error from the phase component of a pure carrier signal, in which the phase component generated by the modulation process is removed from a received signal. The phase error (θ) with removed high frequency band component by the loop filter is applied to the trigonometric function lookup table to generate a phasecorrected signal (cos θjsin θ), and the original carrier signal is recovered by complex multiplying the phasecorrected signal (cos θjsin θ) by the received signal.
The sine and cosine function values necessary for generating the phasecorrected signal (cos θjsin θ) are stored in the lookup table. These function values are obtained faster by utilizing the lookup table than a circuit for directly calculating them, hence it is widely used in various related fields.
FIG. 1 shows an input/output relation of a conventional trigonometric function lookup table used for the above described process. Referring to FIG. 1, a first phase signal (θ'"'"') is divided by 2π in a 2π modulo operator 11, and the remainder value is outputted as a second phase signal (θ). A sine lookup table 12 and a cosine lookup table 13 output respectively sine function values (sin θ) and cosine function values (θ) stored in a location addressed by the second phase signal (θ).
Meanwhile, when the sine and cosine lookup tables 12 and 13 illustrated in FIG. 1 are stored in a readonlymemory (ROM), they have a memory map as illustrated in FIG. 2. For example, the sine lookup table 12 stores 2^{n} number of the function value for phase signals of nbits in the range of 0 to 2π.
Accordingly, separate lookup tables are required to generate sine and cosine function values, respectively. Consequently, 2^{n} number of storage location is required when the phase signal (θ) is composed of nbits, and at least 2^{n} ×M bits storage capacity is required for each lookup table when the function values are composed of Mbits. In this case, the conventional lookup table has a problem in that the higher the accuracy for the function value, the lookup table capacity increases.
In view of the foregoing, it is an object of the present invention to provide a method for generating sine/cosine function values corresponding to phase values of first to fourth quadrants by utilizing a lookup table having one of sine and cosine function values corresponding to phase values of any one quadrant.
It is another object of the present invention to provide a sine/cosine function generating apparatus for decreasing the capacity of a lookup table used to generate sine/cosine function values corresponding to phase values of all quadrants.
In order to achieve the first object, the present invention provides a method for generating sine/cosine function values corresponding to a first digital phase values, comprising the steps of: a) receiving a second digital phase values, obtained by performing 2π modulo operation for the first digital phase values, having the first bit group representing a quadrant and the second bit group representing a phase value, at each first clock; b) forming a lookup table having as much storage locations as determined by the second bit group, for converting phase values of any one quadrant to one of sine and cosine function values; c) generating a first address signal from the second bit group and a second address signal by inverting the second bit group; d) generating sine and cosine function values for the same phase value corresponding to both the first and second address signals by accessing the lookup table, at each second clock being faster than the first clock; and e) generating sine and cosine function values for the first digital phase values by multiplexing the sine and cosine function values obtained in the step d) according to the first bit group.
In order to achieve the second object, the present invention provides an apparatus for generating sine/cosine function values corresponding to a first digital phase values, comprising: an input unit for receiving a second digital phase values, obtained by performing 2π modulo operation for the first digital phase values, having the first bit group representing a quadrant and the second bit group representing a phase value, at each first clock; a memory unit having as much storage locations as determined by the second bit group, for sequentially storing one of sine and cosine function values for phase values of any one quadrant, in the form of a lookup table; address generating means for generating a first address signal from the second bit group supplied from the input unit and a second address signal by inverting the second bit group; a first function value generator for generating sine and cosine function values for the same phase value corresponding to both the first and second address signals by accessing the memory unit, at each second clock being faster than the first clock; and a second function value generator for generating sine and cosine function values for the first digital phase values by multiplexing the sine and cosine function values obtained in the first function value generator according to the first bit group supplied from the input unit.
The above and other objects, features, and advantages of the present invention will be apparent from the following detailed description of the preferred embodiments of the invention in conjunction with the accompanying drawings, in which:
FIG. 1 is a block diagram illustrating an input/output relationship of a conventional trigonometric function lookup table;
FIG. 2 is a memory map of a conventional sine/cosine lookup table using a ROM;
FIG. 3 is a block diagram illustrating a sine/cosine function generator according to a preferred embodiment of the present invention, in a digital signal processor;
FIG. 4 is a detailed block diagram of a switching unit and a first function value generator illustrated in FIG. 3;
FIG. 5 is a sign map for determining a sign of a sine/cosine function value according to quadrant in which a phase value is existed;
FIG. 6 is a detailed block diagram of a second function value generator illustrated in FIG. 3; and
FIGS. 7A to 7H are timing diagrams for describing operations of each component illustrated in FIGS. 3, 4 and 6.
Reference will now be made in detail to the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
A sine function value sin θ for a phase θ within the range of 0 to 2π can be derived as the following Expression 1, by using a sine function value sin θ_{ref} and a cosine function value cos θ_{ref} for a phase θ_{ref} within the range of 0 to π/2. ##EQU1##
Meanwhile, a cosine function value cos θ for a phase θ within the range of 0 to 2π can be derived as the following Expression 2, by using a sine function value sin θ ref and a cosine function value cos θ_{ref} for a phase θ_{ref} within the range of 0 to π/2. ##EQU2##
Since a phase difference between the sine function and the cosine function is π/2, the following Expression 3 is derived from their relationship.
sin θ=cos(π/2θ) Expression 3.
As shown by the Expressions 1 to 3, sine and cosine function values for phase values of first to fourth quadrants can be determined from the function values for phase values of one quadrant in the sine function or cosine function.
FIG. 3 shows a block diagram illustrating a sine/cosine function generator according to the present invention, in a digital signal processor. The sine/cosine function generator comprises an input unit 31, a frequency divider 32, a switching unit 33, an address decoder 34, a memory unit 35, a first function value generator 36, and a second function value generator 37.
Referring to FIG. 3, the input unit 31 performs 2π modulo operation for a first digital phase signal θ'"'"', generates a second digital phase signal θ comprising a first bit group of 2 bits and a second bit group of (n2) bits, and supplies respectively the first and second bit groups to the second function value generator 37 and to the switching unit 33 according to a system clock, a first clock. Here, the first bit group is composed of the most significant bit (MSB) and its adjacent bit or the least significant bit (LSB) and its adjacent bit, for determining a quadrant of a second phase signal θ, and the second bit group is composed of the rest (n2) bits, which exclude the first bit group. Additionally, the input unit 31 may further comprise an analog/digital converter (not shown) for quantizing an input analog phase signal and generating the first digital phase signal θ'"'"'.
The frequency divider 32 generates a second clock by frequencydividing the first clock by 2, and supplies it to the switching unit 33 and to the first function value generator 36.
The switching unit 33 receives the second bit group (LSB(n2)) outputted from the input unit 31, supplies the second bit group as a first intermediate address signal I_{} ADDR1 to the address decoder 34 during the first half period of the first clock according to the second clock, and supplies a signal comprising of inverted bits of the second bit group, as a second intermediate address signal I_{} ADDR2 to the address decoder 34 during the second half period of the first clock according to the second clock.
The address decoder 34 decodes the first and second intermediate address signals I_{} ADDR1 and I_{} ADDR2 outputted from the switching unit 33, and generates a first and second address signals ADDR1 and ADDR2 for indicating an actual storage location in the memory unit 35.
The memory unit 35 comprises a lookup table for storing 2.sup.(n2) number of Mbits sine function values (or cosine function values) for the phase within the range 0≦θ≦π/2. At this time, the lookup table stores sequentially one of the sine and cosine function values according to the magnitude of the phase value.
The first function value generator 36 latches a first sin θ_{ref} value and a second sin θ_{ref} value outputted from the memory unit 35 according to the first and second address signals ADDR1 and ADDR2, being synchronized with the second clock. When 2.sup.(n2) number of Mbits cosine function values for the phase within the range 0≦θ≦π/2 are stored in the memory unit 35, the first function value generator 36 latches a first cos θ_{ref} value and a second cos θ_{ref} value outputted from the memory unit 35 according to the first and second address signals ADDR1 and ADDR2, being synchronized with the second clock.
The second function value generator 37 generates a sin θ value and a cos θ value between 0≦θ≦2π, from the first and second sin θ_{ref} values between 0≦θ_{ref} ≦π/2 corresponding to the second digital phase signal θ, according to the first bit group. When 2.sup.(n2) number of Mbits cosine function values for the phase within the range 0≦θ≦π/2 are stored in the memory unit 35, the second function value generator 37 generates a sin θ value and a cos θ value between 0≦θ≦2π, from the first and second cos θ_{ref} values between 0≦θ_{ref} ≦π/2 corresponding to the second digital phase signal θ, according to the first bit group. The second function value generator 37 may further comprise a digital/analog converter (not shown) for converting the generated digital sine and cosine function values to analog function values.
FIG. 4 shows a detailed block diagram of the switching unit 33 and the first function value generator 36 for accessing the memory unit 35 illustrated in FIG. 3. The switching unit 40 comprises a serialtoparallel (S/P) converter 41 for converting the second bit group into a parallel bit streams, (n2) number of inverters N1 through N(n2) for inverting each bit of the parallel bit streams b3 through b(n2), and (n2) number of switches SW1 through SW(n2) for switching each bit of the parallel bit streams and inverted bit of corresponding bit, according to the second clock. In addition, the first function value generator 47 comprises a first latch 471 for temporally storing the sine function values (or cosine function values) of Mbits outputted from the memory unit 45, a switch 472 for switching an output from the first latch 471 according to the second clock, and second and third latches 473 and 474 for storing the sine function value switched by the switch 472, according to the second clock.
Referring to FIG. 4, the switching unit 40 supplies a signal comprising of the second bit group as the first intermediate address signal I_{} ADDR1 during the first half period of the first clock, and a signal comprising of each bit of the second bit group inverted by the inverters N1 through N(n2) as the second intermediate address signal I_{} ADDR2 during the second half period of the first clock, being synchronized with the second clock. The first and second intermediate address signals I_{} ADDR1 and I_{} ADDR2 are decoded to the first and second address signals ADDR1 and ADDR2 for accessing the storage locations of maximum 2.sup.(n2) number of columns in the memory unit 45 through the address decoder 43.
In the lookup table of the memory unit 45, sin θ_{i} values of 2.sup.(n2) number of Mbits corresponding to the phase of the range 0≦θ_{i} ≦π/2 are stored in the order of a storage location of a first column according the magnitude of the phase (θ_{1} <74 _{2}.sup.(n2)). Contents (function values) corresponding to the first and second address signals ADDR1 and ADDR2 from the address decoder 43 are read from the lookup table. Namely, when a datum stored in the first address signal ADDR1 is a value of the sin θ_{ref}, a datum stored in the second address signal ADDR2 is a value of sin(π/2θ_{ref}), this value is identical with the cos θ_{ref}, as shown in the Expression 3. Therefore, according to the first and second address signals ADDR1 and ADDR2, the sine and cosine finction values for the same phase values are read from the memory unit 45.
In the first function value generator 47, the first latch 471, synchronized with the second clock, is connected to the second latch 473 during the first half period of the first clock by the switch 472, and is also connected to the third latch 474 during the second half period of the second clock. Accordingly, the first sine function value sin θ_{ref} outputted from the memory unit 45 during the first half period of the first clock is stored in the second latch 473 through the first latch 471 and the switch 472, and the second sine function value, that is, the first cosine function value cos θ_{ref} outputted from the memory unit 45 during the second half period of the second clock is stored in the third latch 474 through the first latch 471 and the switch 472.
FIG. 5 shows a sign map for determining the sign of the sine/cosine function value for the each phase. Trigonometric function signs are sin θ>0 and cos θ>0 when the phase is the first quadrant; sin θ>0 and cos θ<0 when the phase is the second quadrant; sin θ<0 and cos θ<0 when the phase is the third quadrant; and sin θ<0 and cos θ>0 when the phase is the fourth quadrant. In the embodiment of the present invention, the second bit group MSB(2)=(b1, b2) of the second digital phase signal θ is used to determine the sign. At this time, the bit mapping allocates the phase of the first quadrant to b1=0, b2=0, the phase of the second quadrant to b1=0, b2=1, the phase of the third quadrant to b1=1, b2=0, and the phase of the fourth quadrant to b1=1, b2=1. Referring to FIG. 6, a process for determining the sign of the function value according to the MSB of 2bits (b1, b2) will be described in detail.
FIG. 6 is a detailed block diagram of the second function value generator 37 illustrated in FIG. 3. The second function value generator 37 comprises a first multiplexer MUX1;61, a first converter 62, a second multiplexer MUX2;63, a third multiplexer MUX3;64, a second converter 65, an exclusive OR gate 66, and a fourth multiplexer MUX4;67.
Referring to FIG. 6, the first multiplexer 61 outputs selectively the value sin θ_{ref} from the second latch 473 applied to a first input port `0` and the value cos θ_{ref} from the third latch 474 applied to a second input port `1` by using the bit b2 of the second bit group as a selection signal. Namely, the first multiplexer 61 outputs the value sin θ_{ref} when the bit b2 is "0", and the value cos θ_{ref} when the bit b2 is "1".
The first converter 62 converts the output from the first multiplexer 61 to a negative value, and applies it to the second input port `1` of the second multiplexer 63.
The second multiplexer 63 outputs selectively the output from the first multiplexer 61 applied to its first input port `0` and the output from the first converter 62 applied to the second input port `1`, by using the bit b1 of the second bit group as the selection signal. Namely, the second multiplexer 63 outputs the output from the first multiplexer 61 when the bit b1 is "0", and the output from the first converter 62 when the bit b1 is "1". In other words, the output value from the second multiplexer 63 is sin θ_{ref} when the value of (b1, b2) is (0, 0); cos θ_{ref} when the value of (b1, b2) is (0, 1); sin θ_{ref} when the value of (b1, b2) is (1, 0); and cos θ_{ref} when the value of (b1, b2) is (1, 1). These above function values, as shown in phase mapping diagram of FIG. 5 and the Expression 1, represent the sine function value sin θ for the phase value within the range of 0 to 2π.
The third multiplexer 64 outputs selectively the value sin θ_{ref} from the second latch 473 applied to its second input port `1` and the value cos θ_{ref} from the third latch 474 applied to the first input port `0`, by using the bit b2 of the second bit group as the selection signal. Namely, the third multiplexer 64 outputs selectively the value sin θ_{ref} when the bit b2 is "1", and the value cos θ_{ref} when the bit b2 is "0".
The second converter 65 converts the output from the third multiplexer 64 to a negative value, and applies it to the second input port `1` of the fourth multiplexer 67.
The exclusive OR gate 66 performs an exclusive OR operation for the 2bits of the first bit group (b1, b2), and supplies the result as a selection signal to the fourth multiplexer 67.
The fourth multiplexer 67 outputs selectively the output from the third multiplexer 64 applied to its first input port `0` and the output from the second converter 65 applied to the second input port `1`, by using an output from the exclusive OR gate 66 as the selection signal. Namely, the fourth multiplexer 67 outputs the output from the third multiplexer 64 when the output from the exclusive OR gate 66 is `0`, and the output from the second converter 65 when the output from the exclusive OR gate 66 is `1`. In other words, the output value from the fourth multiplexer 67 is cos θ_{ref} when the value of (b1, b2) is (0, 0), sin θ_{ref} when the value of (b1, b2) is (0, 1), cos θ_{ref} when the value of (b1, b2) is (1, 0), and sin θ_{ref} when the value of (b1, b2) is (1, 1). These above function values, as shown in phase mapping diagram of FIG. 5 and the Expression 2, represent the cosine function value cos θ for the phase value within the range of 0 to 2π.
FIGS. 7A to 7H are timing diagrams for describing operations of each component illustrated in FIGS. 3, 4 and 6. Here, FIG. 7A indicates the first clock, FIG. 7B indicates the second digital phase signal θ, FIG. 7C indicates the second clock, FIG. 7D indicates the first and second address signals ADDR1 and ADDR2, FIG. 7E indicates a function value stored in the first latch (471 in FIG. 4), FIG. 7F indicates a function value latched in the second latch (473 in FIG. 4), FIG. 7G indicates a function value latched in the third latch (474 in FIG. 4), and FIG. 7H indicates a function value outputted from the second function value generator (37 in FIG. 3).
As shown in FIGS. 7A to 7H, the second digital phase signal (θ; FIG. 7B) is maintained during the first period of the first clock (FIG. 7A). Meanwhile, by being synchronized with the second clock (FIG. 7C), the first address signal ADDR1 (FIG. 7D) is generated from the second bit group of the second digital phase signal (θ; FIG. 7B) during the first half period of the first clock (FIG. 7A), and sin θ_{i} (FIG. 7E) is read from the memory unit 35. During the second half period of the first clock (FIG. 7A), the second address signal ADDR2 (FIG. 7D) is generated from the signal for inverting the second bit group of the second digital phase signal (θ; FIG. 7B), and cos θ_{i} =sin(π/274 _{i}) (FIG. 7E) is read from the memory unit 35 and stored to the first latch 471.
The contents stored in the first latch 471 are latched and outputted by the second latch 473 or the third latch 474 at the next rising edge of the second clock (FIG. 7C). The second latch 473 latches the value sin θ_{i} (FIG. 7F), and this value is a function value corresponding to the phase 0≦θ_{i} ≦π/2 represented as sin θ_{ref}. The third latch 474 latches the value cos θ_{i} =sin(π/2θ_{i}) (FIG. 7F), and this value is a function value corresponding to the phase, 0≦θ_{i} ≦π/2, represented as cos θ_{ref}. Accordingly, the sine and cosine function values for the second digital phase values θ (FIG. 7B) is outputted from the second function value generator (37 of FIG. 3) as shown in FIG. 7H
As described above, the present invention efficiently decreases the memory capacity for storing the lookup table by using periodical and symmetrical characteristics of the sine/cosine function. Namely, the present invention can decrease the memory capacity to 1/4 of the conventional system using sine lookup table (or cosine lookup table), and to 1/8 of the memory capacity of the conventional system using both the sine and cosine lookup tables.
As described above, in accordance with the present invention, sine/cosine function values for phase values of the range, 0≦θ≦2π are obtained by multiplexing the s sine/cosine function values obtained from the lookup table, which stores only the sine function value for the phase value of the range, 0≦θ>π/2, or the lookup table, which stores only the cosine function value for the phase value of the range, 0≦θ≦π/2. Therefore, the capacity of memory needed for the lookup table can be decreased without an excessive increase in hardware.
While this invention has been described in connection with what is presently considered to be the most practical and preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiment, but, on the contrary, it is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.