Synchronous memory device having an internal register
DCFirst Claim
1. A synchronous memory device having at least one memory section which includes a plurality of memory cells, the memory device comprises:
- a first internal register to store an identification value to identify the memory device on an external bus;
interface circuitry, coupled to the bus, to receive a transaction request packet including identification information,comparison circuitry, coupled to the interface circuitry and the first internal register, to determine whether the identification information corresponds to the identification value in the first internal register wherein when the identification information corresponds to the identification value, the memory device responds to the transaction request packet.
0 Assignments
Litigations
0 Petitions
Accused Products
Abstract
The present invention is directed to an integrated circuit device having at least one memory section including a plurality of memory cells. The device includes an internal register to store an identification value which identifies the device on a bus. The device further includes interface circuitry, coupled to the bus, to receive identification information and a read request. The interface circuitry includes a plurality of output drivers and comparison circuitry. The output drivers are coupled to the bus to output data on the bus in response to the read request. The data is output synchronously with respect to first and second external clock signals when the comparison circuitry determines the identification information corresponds to the identification value.
223 Citations
26 Claims
-
1. A synchronous memory device having at least one memory section which includes a plurality of memory cells, the memory device comprises:
-
a first internal register to store an identification value to identify the memory device on an external bus; interface circuitry, coupled to the bus, to receive a transaction request packet including identification information, comparison circuitry, coupled to the interface circuitry and the first internal register, to determine whether the identification information corresponds to the identification value in the first internal register wherein when the identification information corresponds to the identification value, the memory device responds to the transaction request packet. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
-
15. An integrated circuit device having at least one memory section which includes a plurality of memory cells, wherein the integrated circuit device outputs data on an external bus synchronously with respect to first and second external clock signals, the integrated circuit device comprises:
-
a programmable internal register to store an identification value to identify the integrated circuit device on the external bus; and interface circuitry, coupled to the external bus, to receive identification information and a read request from the external bus, the interface circuitry includes; a plurality of output drivers, each output driver being coupled to the external bus; and comparison circuitry, coupled to the interface circuitry to receive the identification information, the comparison circuitry determines whether the identification information corresponds to the identification value in the internal register wherein when the identification information corresponds to the identification value, the integrated circuit device responds to the read request and the plurality of output drivers output data on the external bus in response to the read request and synchronously with respect to the first and second external clock signals. - View Dependent Claims (16, 17, 18, 19, 20, 21, 22)
-
-
23. An integrated circuit device having at least one memory section which includes a plurality of memory cells, wherein the integrated circuit device outputs data on an external bus synchronously with respect to first and second external clock signals, the integrated circuit device comprises:
-
a first internal register to store a value which is representative of a number of clock cycles to transpire before the integrated circuit device responds to a read request; a second internal register to store an identification value to identify the integrated circuit device on the external bus; delay locked loop circuitry to generate a first internal clock signal using the first and second external clock signals; and interface circuitry, coupled to the external bus to receive identification information and a read request, the interface circuitry includes; at least one output driver, coupled to the external bus, to output data on the external bus in response to the first internal clock signal and synchronously with respect to the first and second external clock signals; and comparison circuitry, coupled to the interface circuitry, to determine whether the identification information corresponds to the identification value in the internal register wherein when the identification information corresponds to the identification value, the integrated circuit device responds to the read request. - View Dependent Claims (24, 25)
-
-
26. An integrated circuit device having at least one memory section which includes a plurality of memory cells, wherein the integrated circuit device outputs data on an external bus synchronously with respect to first and second external clock signals, the integrated circuit device comprises:
-
a first internal register to store a value which is representative of a number of clock cycles to transpire before the integrated circuit device responds to a read request; delay locked loop circuitry to generate an internal clock signal using the first and second external clock signals; and interface circuitry, coupled to the external bus to receive a read request, the interface circuitry includes a plurality of output drivers, coupled to the external bus, to output data on the external bus in response to the internal clock signal, synchronously with respect to the first and second external clock signals and in accordance with the value stored in the first internal register.
-
Specification