×

Switch with programmable delay

  • US 5,955,910 A
  • Filed: 08/11/1998
  • Issued: 09/21/1999
  • Est. Priority Date: 08/30/1995
  • Status: Expired due to Term
First Claim
Patent Images

1. An integrated circuit comprising:

  • an error amplifier, connected to receive a voltage sense signal and a reference signal, so as to produce an error control signal;

    a ramp node for providing a periodic ramp signal;

    a reset signal generator arranged so as to produce a reset signal;

    a comparator connected to receive the error control signal and the ramp signal for generating a first state signal or a second state signal depending upon a comparison between the error control signal and the ramp signal;

    a latch circuit coupled to said reset signal generator and to said comparator in order to latch the first state signal until the reset signal is received; and

    an output driver, connected to a first terminal and a second terminal, switched in response to the first and second state signals to drive an output signal on the first terminal in response to the first state signal and to provide a low impedance path between the first terminal and the second terminal in response to the second state signal.

View all claims
  • 13 Assignments
Timeline View
Assignment View
    ×
    ×