System having a receive data register for storing at least nine data bits of frame and status bits indicating the status of asynchronous serial receiver
First Claim
1. An asynchronous serial port, comprising:
- an asynchronous serial receiver configurable for receiving a frame over a serial bus, the frame having at least 9 data bits; and
a plurality of registers including a receive data register for storing the at least 9 data bits of the frame, wherein the receive data register further stores status bits indicating the status of the asynchronous serial receiver corresponding to the at least 9 data bits.
4 Assignments
0 Petitions
Accused Products
Abstract
An asynchronous serial port having a control register and at least one data register exchanges data with a serial bus. The asynchronous serial port includes an indicator representing whether the data register contains all of the data bits, or whether some of the data may be stored in the control register. When a nine-bit data source (or any data source having more than eight bits of data) is received, the bits need not be divided among multiple registers, but can all be stored in the receive-data register. This is particularly useful during DMA or when the exchange of data has been suspended, for example by an interrupt, while additional frames may be received by the asynchronous serial port. Because frames are stored in a single register when an extended write bit or an extended read bit is set. Further, the receive data register also stores status bits associated with received data. This is especially useful during DMA operations, when status, including parity, frame, or overrun errors can be associated with a particular data item examining the stored DMA data itself.
40 Citations
24 Claims
-
1. An asynchronous serial port, comprising:
-
an asynchronous serial receiver configurable for receiving a frame over a serial bus, the frame having at least 9 data bits; and a plurality of registers including a receive data register for storing the at least 9 data bits of the frame, wherein the receive data register further stores status bits indicating the status of the asynchronous serial receiver corresponding to the at least 9 data bits. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. An asynchronous serial port, comprising:
-
an asynchronous serial receiver configurable for receiving a frame over a serial bus, the frame having a plurality of data bits; and a plurality of registers including a receive data register for storing both the plurality of data bits and status bits indicating the status of the asynchronous serial receiver corresponding to the received frame. - View Dependent Claims (10, 11)
-
-
12. A microcontroller implemented as a single monolithic integrated circuit, comprising:
-
an execution unit for executing instructions; and an asynchronous serial port comprising; an asynchronous serial receiver configurable for receiving a frame over a serial bus, the frame having a plurality of data bits; and a plurality of registers including a receive data register for holding the plurality of data bits and status bits indicating the status of the asynchronous serial receiver corresponding to the frame, the receive data register readable by a single read operation. - View Dependent Claims (13, 14, 15, 16)
-
-
17. A microcontroller implemented as a single monolithic integrated circuit, comprising:
-
an execution unit for executing instructions; and an asynchronous serial port comprising; an asynchronous serial receiver configurable for receiving a frame over a serial bus, the frame having at least 9 data bits; and a plurality of registers including a receive data register for holding the at least 9 data bits and status bits indicating the status of the asynchronous serial receiver corresponding to the frame, the receive data register readable by a single read operation. - View Dependent Claims (18, 19)
-
-
20. A method of receiving high speed asynchronous data in a microcontroller that includes a DMA unit, an asynchronous serial port, and an execution unit, the method comprising the steps of:
-
receiving a frame of asynchronous serial data by the asynchronous serial port; determining status conditions indicating the status of the asynchronous serial port corresponding to the received frame; performing a DMA transfer by the DMA unit receiving a receive data register containing the data bits of the received frame and status bits corresponding to the status conditions from the asynchronous serial port; and storing the read data item in a memory. - View Dependent Claims (21, 22, 23)
-
-
24. A microcontroller comprising:
means for receiving a frame of asynchronous serial data;
means for determining status conditions indicating the status of the receiving means corresponding to the received frame; and
means for transferring data bits and corresponding status bits reflecting the status condition from the means for receiving and the means for determining to a memory.
Specification