Apparatus and method for identifying the features and the origin of a computer microprocessor

• US 5,958,037 A
• Filed: 02/26/1993
• Issued: 09/28/1999
• Est. Priority Date: 08/31/1992
• Status: Expired due to Term

• Current Assignee: Intel Corporation
• Original Assignee: Intel Corporation
• Inventors: Dreyer, Robert S., Alpert, Donald B., Pollack, Frederick J., Corwin, William M., Wang, Tsu-Hua, Lau, Daniel G.
• Primary Examiner(s): FOLLANSBEE, JOHN A
• Assistant Examiner(s): Davis, Jr., Walter D.
• Application Number:
  US08/023,916
• Time in Patent Office: 2,405 Days
• Field of Search: 395/800, 395/275, 395/500, 395/425, 395/800.01, 395/800.42, 395/800.32, 395/568, 364/DIG. 1
• US Class Current: 712/32
• CPC Class Codes: G06F 11/006 Identification G06F11/2289 takes precedence
• CPC Class Codes: G06F 21/73 by creating or determining hardware identification, e.g. serial numbers
• CPC Class Codes: G06F 2207/7219 Countermeasures against side channel or fault attacks
• CPC Class Codes: G06F 9/30003 Arrangements for executing specific machine instructions
• CPC Class Codes: G06F 9/328 for runtime instruction patching
• CPC Class Codes: G06F 9/44505 Configuring for program initiating, e.g. using registry, configuration files

Abstract

A multi-level identification apparatus and method for providing at least two types of identification information, including a first type for identifying the origin of a microprocessor and the number of levels of identification information available, and a second type for identifying a family, a model, a stepping ID, and features of a microprocessor. The apparatus includes a first memory element for storing an indicia string that identifies the origin of the microprocessor. The apparatus also includes a second memory element for storing other microprocessor ID data including data fields for specifically identifying the microprocessor. The apparatus includes control logic for executing an ID instruction that reads the indicia string or the microprocessor ID data, dependent upon a preselected type. Whichever identification information is read, it is stored in one or more general purpose registers for selective reading by a programmer. The method is available at any time while the microprocessor is operating.

Claims

1. A non-inferential method for identifying an origin of a microprocessor, wherein the microprocessor implements the method comprising the steps of:

a) reading an indicia of origin from a memory in the microprocessor in response to an ID instruction;

b) storing the indicia of origin in a first register in the microprocessor; and

c) comparing the indicia of origin in the first register with a predetermined comparison string indicative of the origin of the microprocessor.

2. The method of claim 1 wherein a program is operating that includes computer-implemented operations to perform at least step (c) and further comprising the step of:

(d) if the comparison in said step (c) indicates a match with the predetermined comparison string, then determining whether to allow operation of said program to proceed based on said origin of said microprocessor.

3. The method of claim 1 further comprising the steps of:

(d) (i) reading microprocessor identification information from the memory; and

(d) (ii) storing the microprocessor identification information in one of the first register and a second register in the microprocessor.

4. The method of claim 1 further comprising the steps of:

reading the indicia of origin from the first register and storing it in a selected memory in a reversed byte order; and

reading the indicia of origin from the selected memory and supplying it to a video screen, so that the indicia of origin is displayed on the video screen.

5. A method for identifying a microprocessor during operation of the microprocessor by selecting identifying information including an indicia of origin and other identifying information, comprising the steps of:

(a) selecting one type of information from a first type of identification information including an indicia of origin and a second type of identification information including information indicative of features of the microprocessor;

(b) executing an identification instruction by performing operations described below in steps (c) and (d);

(c) if in step (a) the first type of identification information has been selected, then executing the identification instruction includes performing the steps of;

(c)(i) reading an indicia of origin from a memory;

(c)(ii) storing the indicia of origin in a first register in the microprocessor; and

(d) if in step (a) the second type of identification information has been selected, then executing the identification instruction includes performing the steps of;

(d)(i) reading at least one data field from the memory having microprocessor identification information stored therein; and

(d)(ii) storing the microprocessor identification in a one of the first register and a second register in the microprocessor.

6. The method of claim 5 further comprising additional sub-steps for step (c) of:

(c)(iii) comparing the indicia of origin in said first register with a predetermined comparison string indicative of the origin of the microprocessor to detect a match.

7. The method of claim 6 further comprising the step of:

(c)(iv) if no match is detected in step (c)(iii) then aborting operation of a program, but if a match is detected in step (c)(iii) then allowing the operation of the program to proceed.

8. The method of claim 5 wherein said step (d) further 2 comprises the steps of:

(d)(iii) reading data fields including a family field indicative of a family of the microprocessor, a model field indicative of a model of the microprocessor, and a revision field indicative of a version of the microprocessor into the first register; and

(d)(iv) reading a features data field, indicative of the features on the microprocessor, into the second register.

9. In a microprocessor, an identification apparatus for identifying the microprocessor in response to an ID instruction, the identification apparatus comprising:

a plurality of general purpose registers for storing and reading data;

a first memory element that includes indicia of origin data;

a second memory element that includes ID data fields that identify the microprocessor;

a decoder for decoding instructions;

control circuitry coupled to the decoder for receiving decoded instructions from the decoder, including ID instruction execution circuitry for executing an ID instruction received from the decoder, the ID instruction execution circuitry including;

first execution means for reading the indicia of origin data from the first memory element and storing it in at least one of the plurality of registers in response to the ID instruction;

second execution means for reading the ID data fields from the second memory element and storing them in at least one of the plurality of registers, in response to the ID instructions; and

selection means for selecting between the first execution means and the second execution means.

10. The apparatus of claim 9, further comprising:

a read/write memory element including an ID flag indicative of the existence of the ID instruction execution circuitry;

test program means for supplying a sequence of instructions to the decoder and the control means, the test program including testing the ID flag.

11. The apparatus of claim 10 wherein the read/write memory element comprises a control register for storing control bits, and the ID flag corresponds to one of the control bits.

12. The apparatus of claim 9 wherein the second memory element includes a processor ID register formed in the microprocessor.

13. The apparatus of claim 9 wherein the first memory element includes a constant ROM.

14. The apparatus of claim 9 wherein the data fields in the second memory element include at least one of:

a family field for storing data indicative of the family of the microprocessor;

a model field for storing data indicative of the model of the microprocessor; and

a revision field for storing data indicative of the stepping ID of the microprocessor.

15. The apparatus of claim 14 wherein the data fields further include a features field indicative of the features available in the microprocessor.

16. For a set of microprocessor families including a first group that does not implement a microprocessor ID instruction and a second group that does implement the microprocessor ID instruction, a method for identifying a microprocessor that is a member of the second group, the method comprising the steps of:

(a) executing a flag test instruction sequence that tests an ID flag to determine whether the microprocessor is in the first group or the second group;

(b) if execution of the flag test instruction sequence in step (a) indicates that the microprocessor is in the first group, then avoiding execution of a microprocessor ID instruction following the flag test instruction sequence; and

(c) if execution of the flag test instruction sequence in step (a) indicates that the microprocessor is in the second group, then performing the steps of;

(c)(i) selecting one type of information from a first type of identification information including an indicia of origin and a second type of identification information including information indicative of features of the microprocessor;

(c)(ii) executing an identification instruction by performing operations described below in step (c)(iii) and (c)(iv);

(c)(iii) if in step (c)(i) the first type of identification information has been selected, then executing the identification instruction includes performing the steps of;

(c)(iii)(1) reading an indicia of origin from a read-only memory;

(c)(iii)(2) storing the indicia of origin in a read/write register in the microprocessor; and

(c)(iv) if in step (c)(i) the second type of identification information has been selected, then executing the identification information includes performing the steps of;

(c)(iv)(1) reading at least one data field from a memory having microprocessor identification information stored therein; and

(c)(iv)(2) storing the microprocessor identification information in a read/write memory register in the microprocessor.

17. The method of claim 16 further comprising additional sub-steps for said step (c)(iii) of:

(c)(iii)(3) comparing the indicia of origin in said first register with a predetermined comparison string indicative of the origin of the microprocessor to detect a match.

18. The method of claim 17 further comprising the step of:

(c)(ii) if no match is detected in step (c) (ii), then aborting operation of a program, but if a match is detected in step (c)(ii), then allowing operation of the program to proceed.

19. The method of claim 16 wherein said step (c)(iv) further comprises the steps of:

(c)(iv)(3) reading data fields including a family field indicative of a family of the microprocessor, a model field indicative of a model of the microprocessor and a revision field indicative of a version of the microprocessor into the read/write register; and

(c)(iv)(4) reading a features data field, indicative of the features on the microprocessor, into a second read/write register.

20. The method of claim 16 further comprising the step of applying the second type of identification information to enable microprocessor features that are appropriate to the identified microprocessor.

21. The method of claim 16 wherein the second type of identification information includes stepping ID information indicative of errata of the microprocessor, and the method further comprises the step of applying the stepping ID information to implement work-around programs for the errata.

22. A non-inferential method for identifying features of a microprocessor, wherein the microprocessor implements the method comprising the steps of:

(a) reading microprocessor ID data including feature data indicative of the microprocessor'"'"'s features from a memory element in the microprocessor in response to an ID instruction;

(b) storing the microprocessor ID data in a register in the microprocessor;

(c) reading the microprocessor ID data in a program;

(d) identifying the microprocessor'"'"'s features from the microprocessor ID data; and

(e) enabling the identified features in the program.

23. A non-inferential method for identifying features of a microprocessor, wherein the microprocessor implements the method comprising the steps of:

a) reading feature data from a memory in the microprocessor in response to an ID instruction;

b) storing the feature data in a first register in the microprocessor; and

c) comparing the feature data in the first register with a predetermined comparison string to determine the features of the microprocessor.

24. The method of claim 23 wherein the memory comprises a read only memory.

25. The method of claim 23 wherein the memory comprises a register type of memory.

26. The method of claim 23 further comprising the step of

d) if the comparison in step (c) indicates a match with the predetermined comparison string then determining whether to allow operation of a program to proceed based on the features of the microprocessor.

27. In a microprocessor, an identification apparatus for non-inferentially identifying the microprocessor in response to an ID instruction, the apparatus comprising:

a register;

a processor memory element storing an indicia of origin data;

a decoder for decoding program instructions including an ID instruction; and

control circuitry coupled to the decoder, the control circuitry reading the indicia of origin data from the processor memory element and storing at least a portion of the indicia of origin data in the register in response to the ID instruction received by the decoder.

28. The apparatus of claim 27 wherein the processor memory element is a read only memory.

29. The apparatus of claim 27 wherein the control circuitry includes microcode.

30. A method for enabling program features associated with particular features of a microprocessor for a program executing on the microprocessor, wherein the microprocessor implements the method comprising the steps of:

a) reading an indicia of origin from a memory in the microprocessor in response to an ID instruction;

b) storing the indicia of origin in a first register in the microprocessor;

c) comparing the indicia of origin in the first register with a predetermined comparison string to identify a specific microprocessor;

d) reading feature data from the memory to determine particular features of the specific microprocessor; and

e) enabling program features of the program in accordance with the indicia of origin and the particular features of the specific microprocessor.