Device design for enhanced avalanche SOI CMOS
First Claim
1. In a field effect transistor fabricated in a substrate with a source, drain and gate, and wherein the field effect transistor has an electrically floating body and is substantially electrically isolated from the substrate, the improvement comprising a high resistance path coupling the floating body of the field effect transistor to the source of the field effect transistor, wherein the resistor enables the device to act as a floating body for active switching purposes and as a grounded body in a standby mode to reduce leakage current.
4 Assignments
0 Petitions
Accused Products
Abstract
A device design for an FET in SOI CMOS which is designed for enhanced avalanche multiplication of current through the device when the FET is on, and to remove the body charge when the FET is off. The FET has an electrically floating body and is substantially electrically isolated from the substrate. The present invention provides a high resistance path coupling the floating body of the FET to the source of the FET, such that the resistor enables the device to act as a floating body for active switching purposes and as a grounded body in a standby mode to reduce leakage current. The high resistance path has a resistance of at least 1 M-ohm, and comprises a polysilicon resistor which is fabricated by using a split polysilicon process in which a buried contact mask opens a hole in a first polysilicon layer to allow a second polysilicon layer to contact the substrate.
-
Citations
11 Claims
- 1. In a field effect transistor fabricated in a substrate with a source, drain and gate, and wherein the field effect transistor has an electrically floating body and is substantially electrically isolated from the substrate, the improvement comprising a high resistance path coupling the floating body of the field effect transistor to the source of the field effect transistor, wherein the resistor enables the device to act as a floating body for active switching purposes and as a grounded body in a standby mode to reduce leakage current.
Specification