×

Multi-format reduced memory MPEG decoder with hybrid memory address generation

  • US 5,963,222 A
  • Filed: 01/28/1998
  • Issued: 10/05/1999
  • Est. Priority Date: 10/27/1997
  • Status: Expired due to Term
First Claim
Patent Images

1. An address generation engine for a digital video decoder unit coupled to memory, said address generation engine comprising:

  • a processor coupled to access an encoded video signal to be decoded by said digital video decoder unit, said processor having microcode for deriving from said encoded video signal relative location information including a vertical component and a horizontal component; and

    address generation hardware including a row address register and a column address register for receiving the vertical component and horizontal component, respectively, of said relative location information derived by said processor, said address generation hardware being coupled to and initiated by said processor and being configured to generate from said vertical component and horizontal component at least one of a macroblock write address, a motion compensation read address, and a pan and scan offset address, wherein said at least one of said macroblock write address, said motion compensation read address and said pan and scan offset address is generated in hybrid fashion using said microcode of said processor and said address generation hardware.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×