Hardware logic emulation system

• US 5,963,735 A
• Filed: 05/29/1997
• Issued: 10/05/1999
• Est. Priority Date: 12/02/1988
• Status: Expired due to Term

• Current Assignee: Quickturn Design Systems Incorporated (Cadence Group)
• Original Assignee: Quickturn Design Systems Incorporated (Cadence Group)
• Inventors: D'Amour, Michael R., Sample, Stephen P., Payne, Thomas S.
• Primary Examiner(s): LOUIS JACQUES, JACQUES H
• Application Number:
  US08/865,559
• Time in Patent Office: 859 Days
• Field of Search: 364/488, 364/389, 364/490, 364/491, 364/578, 364/580, 395/500, 395/800.11, 395/800.29, 395/311, 395/312, 395/182.01, 395/800.22, 371/22.2, 371/21.2, 371/21.4, 371/28, 371/21.5, 340/825.83, 340/825.86, 340/825.87, 340/825.79, 340/825.84, 326/36, 326/37, 326/38, 326/40, 326/41, 326/44, 326/45, 326/47, 365/94, 365/103, 365/104, 365/154, 365/189.07, 365/189.08, 365/201, 702/118, 702/119, 714/725
• US Class Current: 703/24
• CPC Class Codes: G06F 11/261 by simulating additional hardware, e.g. fault simulation
• CPC Class Codes: G06F 30/331 with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation

Abstract

A system for physical emulation of electronic circuits or systems includes a data entry workstation where a user may input data representing the circuit or system configuration. This data is converted to a form suitable for programming an array of programmable gate elements provided with a richly interconnected architecture. Provision is made for externally connecting VLSI devices or other portions of a user'"'"'s circuit or system. A network or internal probing interconnections is made available by utilization of unused circuit paths in the programmable gate arrays.

Claims

1. An hardware logic emulation system comprising:

a printed circuit board having an emulation array disposed thereon, said emulation array comprising;

a plurality of first programmable integrated circuits, said first programmable integrated circuits having programmable functional logic elements and input/output terminals capable of being connected to at least some of said functional logic elements;

at least one second programmable integrated circuit, said second programmable integrated circuit containing reprogrammable electrical conductors capable of reconfigurably interconnecting selected input/output terminals of selected ones of said plurality of first programmable integrated circuits such that selected functional logic elements in one of said selected ones of said plurality of first programmable integrated circuits containing functional logic elements can be electrically coupled to selected functional logic elements in another of said plurality of said first programmable integrated circuits; and

an interface structure including circuitry which provides electrical paths for signals carrying signal information between an external system and said emulation array.

2. The hardware logic emulation system of claim 1 wherein said first programmable integrated circuit and said second programmable integrated circuit comprise programmable gate array devices.

3. The hardware logic emulation system of claim 2 wherein said first programmable integrated circuit and said second programmable integrated circuit comprise identical types of programmable gate array devices.

4. The hardware logic emulation system of claim 1 wherein said interface structure is a part of said emulation array.