Insulated-gate field effect transistor and method for driving thereof
First Claim
Patent Images
1. An insulated-gate field effect transistor comprising;
- (A) a channel forming region,(B) source/drain regions formed in contact with the channel forming region, the source/drain regions being spaced from each other,(C) a gate region formed on a gate insulation film formed on the surface of the channel forming region, the gate region and the channel forming region facing each other through the gate insulation film,(D) a bias supplying means, and(E) a capacitive element,wherein a potential for controlling a gate threshold voltage of the insulated-gate field effect transistor in an off-state thereof is applied to the channel forming region through the bias supplying means, anda signal having approximately the same phase as a phase of a signal supplied to the gate region is supplied to the channel forming region through the capacitive element.
1 Assignment
0 Petitions
Accused Products
Abstract
An insulated-gate field effect transistor comprising a channel forming region, source/drain regions, a gate region, a bias supplying means, and a capacitive element, wherein a potential for controlling a gate threshold voltage of the insulated-gate field effect transistor in an off-state thereof is applied to the channel forming region through the bias supplying means, and a signal having approximately the same phase as a phase of a signal supplied to the gate region is supplied to the channel forming region through the capacitive element.
41 Citations
44 Claims
-
1. An insulated-gate field effect transistor comprising;
-
(A) a channel forming region, (B) source/drain regions formed in contact with the channel forming region, the source/drain regions being spaced from each other, (C) a gate region formed on a gate insulation film formed on the surface of the channel forming region, the gate region and the channel forming region facing each other through the gate insulation film, (D) a bias supplying means, and (E) a capacitive element, wherein a potential for controlling a gate threshold voltage of the insulated-gate field effect transistor in an off-state thereof is applied to the channel forming region through the bias supplying means, and a signal having approximately the same phase as a phase of a signal supplied to the gate region is supplied to the channel forming region through the capacitive element. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. An insulated-gate field effect transistor comprising;
-
(A) a channel forming region having a first main surface and a second main surface, the first and second main surfaces facing each other, (B) source/drain regions formed in contact with the channel forming region, the source/drain regions being spaced from each other, (C) a first gate region formed on a first gate insulation film formed on the first main surface of the channel forming region, the first gate region and the channel forming region facing each other through the first gate insulation film, (D) a second gate region formed on a second gate insulation film formed on the second main surface of the channel forming region, the second gate region and the channel forming region facing each other through the second gate insulation film, (E) a bias supplying means, and (F) a capacitive element, wherein a predetermined potential is applied to the second gate region through the bias supplying means, and a signal having approximately the same phase as a phase of a signal supplied to the first gate region is supplied to the second gate region through the capacitive element. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
-
23. A method for driving an insulated-gate field effect transistor having;
-
(A) a channel forming region, (B) source/drain regions formed in contact with the channel forming region, the source/drain regions being spaced from each other, (C) a gate region formed on a gate insulation film formed on the surface of the channel forming region, the gate region and the channel forming region facing each other through the gate insulation film, (D) a bias supplying means, and (E) a capacitive element, the method comprising; applying to the channel forming region through the bias supplying means a potential for controlling a gate threshold voltage of the insulated-gate field effect transistor in an off-state thereof, and supplying to the channel forming region through the capacitive element a signal having approximately the same phase as a phase of a signal supplied to the gate region. - View Dependent Claims (24, 25, 26, 27, 28, 29, 30, 31, 32)
-
-
33. A method for driving an insulated-gate field effect transistor having;
-
(A) a channel forming region having a first main surface and a second main surface, the first and second main surfaces facing each other, (B) source/drain regions formed in contact with the channel forming region, the source/drain regions being spaced from each other, (C) a first gate region formed on a first gate insulation film formed on the first main surface of the channel forming region, the first gate region and the channel forming region facing each other through the first gate insulation film, (D) a second gate region formed on a second gate insulation film formed on the second main surface of the channel forming region, the second gate region and the channel forming region facing each other through the second gate insulation film, (E) a bias supplying means, and (F) a capacitive element, the method comprising; applying a predetermined potential to the second gate region through the bias supplying means, and supplying to the second gate region through the capacitive element a signal having approximately the same phase as a phase of a signal supplied to the first gate region. - View Dependent Claims (34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44)
-
Specification