Apparatus for performing an extensive diagnostic test in conjunction with a bios test routine

• US 6,009,541 A
• Filed: 10/01/1997
• Issued: 12/28/1999
• Est. Priority Date: 10/01/1997
• Status: Expired due to Term

• Current Assignee: Round Rock Research LLC
• Original Assignee: Micro Electronics Incorporated
• Inventors: Wu, Wei, Liu, Ji-hwan, Starr, Lowell
• Primary Examiner(s): Beausoliel, Jr., Robert W.
• Assistant Examiner(s): HAMDAN, WASSEEM H
• Application Number:
  US08/942,163
• Time in Patent Office: 818 Days
• Field of Search: 714/36, 714/42, 714/43, 714/44, 714/46, 714/25, 714/32, 714/34, 714/718, 714/719, 714/720, 714/739
• US Class Current: 714/36
• CPC Class Codes: G06F 11/2284 by power-on test, e.g. power-on self test [POST]
• CPC Class Codes: G11C 29/08 Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing

Abstract

A BIOS testing routine is initiated. Control is transferred to a diagnostic routine. The diagnostic routine performs a series of test in which a plurality of components are examined. In one embodiment, a random access/random data memory test is performed on a block of memory. Subsequently, control is transferred to the BIOS testing routine.

Claims

1. A programmed storage device storing instructions that when executed by a computer perform the method comprising:

initiating a BIOS testing routine;

transferring control to a diagnostic test routine in the normal course of BIOS testing,

performing said diagnostic test routine in which a plurality of components are examined, said diagnostic test routine comprising

creating a temporary table of data from a smaller table of stored pseudo random data, wherein said temporary table is larger than said smaller table of stored pseudo random data,

determining a set of address blocks by logically dividing a memory under test into a set of continuous address arrays, wherein a total number of address blocks in said set of address blocks is equal to a total number of entries on said temporary table,

writing, data from said temporary table into each address block of said set of address blocks in a pseudo random order according to data from said temporary table, and

comparing data stored in said memory under test to data written to said memory under test; and

transferring control to said BIOS testing routine.

2. The program storage device of claim 1 wherein when executed the instructions stored thereon perform said diagnostic test routine by testing a central processing unit, a peripheral component, an interconnect system, memory and system power.

3. The program storage device of claim 1 wherein when executed the instructions stored hereon further perform the method comprising:

detecting a user interrupt during performance of said diagnostic test routine; and

initialing a manual diagnostic mode wherein user input is used to perform further diagnostic tests.

4. The program storage device of claim 1 herein when executed the instructions stored thereon perform said diagnostic test routine if said BIOS testing routine is initiated from a cold boot.

5. The program storage device of claim 1 wherein when executed the instructions stored thereon firer perform the method of:

re-initiating said BIOS testing routine in response to a warm boot; and

bypassing performance of said diagnostic test routine.

6. A computer comprising:

a diagnostic routine stored in read only memory; and

a smaller table of pseudo random data used to create a larder temporary table of pseudo random data, wherein said larder temporary table of pseudo random data comprises more entries tan said smaller table of pseudo random data and wherein said diagnostic routine uses said larger temporary table of pseudo random data to perform a test of memory within said computer.

7. The computer of claim 6 further comprising a BIOS testing routine stored in said read only memory, said BIOS testing routine configured to transfer control to said diagnostic routine.

8. A programmed storage device storing instructions that when executed by a computer perform the method comprising:

creating a temporary table of data from a smaller table of stored pseudo random data, wherein said temporary table is larger than said smaller table of stored pseudo random data

determining a set of address blocks by logically dividing memory under test into a set of continuous address arrays, wherein a total number of address blocks in said set of address blocks is equal to a total number of entries on said temporary table;

writing data from said temporary table into each address block of said set of address blocks in a pseudo random order according to data from said temporary table; and

comparing data stored in said memory under test to data written to said memory under test.

9. The program storage device of claim 8 wherein each entry in said smaller table of stored pseudo random data comprises a first number of digits and wherein said smaller table of stored pseudo random data comprises one entry for each possible value of said first number of digits and wherein said creating of said temporary table further comprises determining a set of temporary table entries having a second number of digits wherein said second number of digits is equal to twice said first number of digits.

10. The program storage device of claim 9 wherein when executed the inductions stored thereon determine said set of temporary value entries by sequentially attaching each entry in said smaller table of stored pseudo random data as a set of most significant bits with each entry in said smaller table of stored pseudo random data as a set of least significant bits such that said temporary table comprises an entry for each possible value of said second number of digits.

11. The program storage device of claim 10 wherein when executed the instructions stored thereon write said data from said temporary table by performing the method comprising:

determining a block address size equal to a total number of memory addresses under test divided by a number of entries in said temporary table;

reading a first entry from said temporary table;

determining a first block address by multiplying said first entry times said block address size; and

writing a series of data from said temporary table to a set of consecutive addresses beginning with said first block address.

12. The program storage device of claim 11 wherein when executed the instructions stored thereon write said data from said temporary table by performing the method further comprising:

reading a second entry from said temporary table;

determining second block address by multiplying said second entry times said block address size; and

writing a second series of data from said temporary table to a set of consecutive addresses beginning with said second block address.