Method and apparatus for detecting and recovering from computer system malfunction
First Claim
Patent Images
1. A method, comprising the steps of:
- periodically resetting a timer, the step of resetting the timer performed by a software agent executed on a processor;
triggering an interrupt if the timer is not reset within a predetermined period of time, the interrupt to indicate a malfunction;
executing an interrupt handler if the interrupt is triggered, the interrupt handler to cause the timer to be periodically reset, the interrupt handler to function independently of the software agent and the interrupt handler to attempt to cure the malfunction; and
performing at least a partial reset of the computer system if the timer is not reset by the interrupt handler within an additional predetermined period of time.
1 Assignment
0 Petitions
Accused Products
Abstract
A timer is periodically reset by a software agent executing on a processor. If the timer is not reset within a predetermined period of time, an interrupt is generated. An interrupt handler then periodically resets the timer, and if the timer is not reset within an additional predetermined period of time, the computer system is partially reset.
-
Citations
12 Claims
-
1. A method, comprising the steps of:
-
periodically resetting a timer, the step of resetting the timer performed by a software agent executed on a processor; triggering an interrupt if the timer is not reset within a predetermined period of time, the interrupt to indicate a malfunction; executing an interrupt handler if the interrupt is triggered, the interrupt handler to cause the timer to be periodically reset, the interrupt handler to function independently of the software agent and the interrupt handler to attempt to cure the malfunction; and performing at least a partial reset of the computer system if the timer is not reset by the interrupt handler within an additional predetermined period of time. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A computer system, comprising:
-
a processor coupled to a bus; a first storage area coupled to the bus, the first storage area to store an operating system-related software agent that when executed by the processor causes a first timer to be periodically reset; circuitry for signaling an interrupt to the processor when the first timer is not reset after a predetermined period of time, the interrupt to indicate a malfunction; a second storage area coupled to the bus, the second storage area to store an interrupt handler that functions independently of the operating system-related software agent, the interrupt handler to cause a second timer to be periodically reset when executed by the processor and the interrupt handler to attempt to cure the malfunction; and circuitry for causing at least a partial system reset when the second timer is not reset after a predetermined period of time. - View Dependent Claims (10, 11, 12)
-
Specification