×

Variable-bandwidth frequency division multiplex communication system

  • US 6,014,366 A
  • Filed: 04/15/1997
  • Issued: 01/11/2000
  • Est. Priority Date: 04/15/1996
  • Status: Expired due to Fees
First Claim
Patent Images

1. A variable-bandwidth frequency-division multiplex communication system having a transmission device including a signal combining circuit and a reception device including a signal branching circuit, for establishing channels having a frequency band wider than a channel frequency interval Δ

  • f,said signal combining circuit comprising;

    a sampling timing generator for generating a sampling frequency fs which is a multiple by a natural number of said channel frequency interval Δ

    f;

    a plurality of A/D converters associated respectively with N independent information signals to be transmitted, N being a natural number, for sampling the corresponding information signals at said sampling frequency fs and converting the information signals to digital signals;

    a complex local oscillator for generating complex signals each having a frequency which is k times said channel frequency interval Δ

    f, k being an integer ranging from 0 to N-1;

    N complex multipliers for multiplying the digital signals from said A/D converters by the respective complex signals from said complex local oscillator, and producing N output signals;

    an inverse Fourier transform circuit for effecting a complex inverse Fourier transform of N points;

    an N-input/N-output switch circuit connected between output terminals of said complex multipliers and input terminals of said inverse Fourier transform circuit;

    a plurality of digital subfilters connected respectively to N output terminals of said inverse Fourier transform circuit, for filtering output signals from said inverse Fourier transform circuit;

    a plurality of delay units connected respectively to output terminals of said digital subfilters; and

    an adder for adding output signals from said delay units and outputting a sum signal;

    wherein a k-th delay unit (1≦

    k≦

    N) applies a time lag expressed by (k-1)/fs to an output signal from a corresponding one of said digital subfilters.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×