Inspection data analyzing apparatus for in-line inspection with enhanced display of inspection results
First Claim
1. An inspection data analyzing apparatus for in-line inspection, which analyzes each one of detected defect data signals which are obtained on a semiconductor wafer and stored to generate stored detected defect data signals for each one of inspection steps which follows a corresponding optional step of semiconductor manufacturing steps, comprising:
- (a) means for generating defect data analysis processing result signals which are related to a first one of said inspection steps, based on said stored detected defect data signals at said first one of said inspection steps, and generating subsequent defect data analysis processing result signals which are related to subsequent inspection steps, respectively, based on stored detected defect data signals at said subsequent inspection steps, respectively; and
(b) means for comparing said stored detected defect data signals at any of said inspection steps after said first inspection step with defect data analysis processing result signals which are related to a precedent one of said inspection steps which is immediately precedent to a current one of said inspection steps, to thereby generate defect data analysis processing result signals regarding said current one of said inspection steps;
wherein said defect data analysis processing result signals of said current one of said inspection steps comprise disappeared defect data signals and non-disappeared defect data signals,said disappeared defect data signals provide data which are related to at least a disappeared defect which is judged as disappeared if said disappeared defect is detected at any one of said inspection steps which is prior to said current one of said inspection steps but is not detected at said current one of said inspection steps,and said non-disappeared defect data signals provide data which are related to at least a non-disappeared defect which can be judged as non-disappeared since said non-disappeared defect is detected at said current one of said inspection steps.
0 Assignments
0 Petitions
Accused Products
Abstract
An ordinary user can easily learn a step at which a problem occurs during semiconductor manufacturing processes and improve the yield of manufacturing products and the quality of the products. At a certain in-line inspection step, a CPU (3) stores data signals (V1) taken by an inspection apparatus (1) into a memory (2), and reads a result (V6) obtained at a precedent step and stores the same in the memory (2). The CPU (3) reads stored data signals (V2) from the memory (2), performs comparison or referral on data about defects which are detected at a current step and the result (V6) regarding the precedent step, and generates a defect data analysis processing result signal (V5) regarding the current step. The result (V5) consists of disappeared defect data, common defect data, new defect data to which a label of a current step number is assigned, and reappeared defect data. The CPU (3) performs the processing above for each in-line inspection step, edits resultant data, and generates histogram data which provide the number of detected defects and the number of disappeared defects for each step.
55 Citations
17 Claims
-
1. An inspection data analyzing apparatus for in-line inspection, which analyzes each one of detected defect data signals which are obtained on a semiconductor wafer and stored to generate stored detected defect data signals for each one of inspection steps which follows a corresponding optional step of semiconductor manufacturing steps, comprising:
-
(a) means for generating defect data analysis processing result signals which are related to a first one of said inspection steps, based on said stored detected defect data signals at said first one of said inspection steps, and generating subsequent defect data analysis processing result signals which are related to subsequent inspection steps, respectively, based on stored detected defect data signals at said subsequent inspection steps, respectively; and (b) means for comparing said stored detected defect data signals at any of said inspection steps after said first inspection step with defect data analysis processing result signals which are related to a precedent one of said inspection steps which is immediately precedent to a current one of said inspection steps, to thereby generate defect data analysis processing result signals regarding said current one of said inspection steps; wherein said defect data analysis processing result signals of said current one of said inspection steps comprise disappeared defect data signals and non-disappeared defect data signals, said disappeared defect data signals provide data which are related to at least a disappeared defect which is judged as disappeared if said disappeared defect is detected at any one of said inspection steps which is prior to said current one of said inspection steps but is not detected at said current one of said inspection steps, and said non-disappeared defect data signals provide data which are related to at least a non-disappeared defect which can be judged as non-disappeared since said non-disappeared defect is detected at said current one of said inspection steps. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An inspection data analyzing apparatus for in-line inspection which analyzes detected defect data signals which are obtained on a semiconductor wafer by an inspection apparatus after any one of semiconductor manufacturing steps is complete, comprising:
-
(a) means for receiving said detected defect data signals and for obtaining data signals which provide defect densities per predetermined unit area, from said detected defect data signals; (b) means for calculating and generating first drawing data signals based on said data signals which are obtained by said data signals receiving and obtaining means (a); (c) means for generating second drawing data signals which provide a chip arrangement; and (d) means for graphically displaying said first drawing data signals obtained by said calculating means (b), and said chip arrangement based on said second drawing data signals generated by said generating means (c). - View Dependent Claims (8, 9)
-
-
10. An inspection data analyzing apparatus for in-line inspection which analyzes detected defect data signals which are obtained on a semiconductor wafer including at least one chip by an inspection apparatus, comprising:
-
(a) means for receiving said detected defect data signals and for classifying said detected defect data signals in accordance with a plurality of classification levels each assigned to a defect size range, to thereby generate drawing data signals which express positions of detected defects and provide different display forms based on said plurality of classification levels to which said classified detected defect data signals belong; and (b) means for graphically displaying said display forms based on said drawing data signals which are obtained by said receiving and classifying means (a). - View Dependent Claims (14)
-
-
11. An inspection data analyzing apparatus for in-line inspection which analyzes detected defect data signals which are obtained on a semiconductor wafer by an inspection apparatus, comprising:
-
(a) means for receiving said detected defect data signals and for classifying said detected defect data signals in accordance with defect sizes thereof, to thereby generate drawing data signals which provide different display forms to said classified detected defect data signals; and (b) means for graphically displaying said display forms based on said drawing data signals which are obtained by said receiving and classifying means (a); wherein said receiving and classifying means (a) generates drawing data signals which provide a chip arrangement, and said displaying means (b) graphically displays said display forms on said chip arrangement.
-
-
12. An inspection data analyzing apparatus for in-line inspection which analyzes detected defect data signals which are obtained on a semiconductor wafer by an inspection apparatus, comprising:
-
(a) means for receiving said detected defect data signals and for classifying said detected defect data signals in accordance with defect sizes thereof, to thereby generate drawing data signals which provide different display forms to said classified detected defect data signals; and (b) means for graphically displaying said display forms based on said drawing data signals which are obtained by said receiving and classifying means (a); wherein said receiving and classifying means (a) generates drawing data signals which provide a defect distribution map of said semiconductor wafer, and said displaying means (b) graphically displays said display forms on said defect distribution map of said semiconductor wafer.
-
-
13. An inspection data analyzing apparatus for in-line inspection which analyzes detected defect data signals which are obtained on a semiconductor wafer by an inspection apparatus, comprising:
-
(a) means for receiving said detected defect data signals and for classifying said detected defect data signals in accordance with defect sizes thereof, to thereby generate drawing data signals which provide different display forms to said classified detected defect data signals; and (b) means for graphically displaying said display forms based on said drawing data signals which are obtained by said receiving and classifying means (a); wherein said receiving and classifying means (a) generates drawing data signals which provide a chip arrangement map and a defect distribution map of said semiconductor wafer as they overlap each other, and said display means (b) graphically displays forms on said defect distribution map of said semiconductor wafer on which said chip arrangement map is drawn.
-
-
15. An inspection data analyzing apparatus for in-line inspection which analyzes detected defect data signals which are obtained on a semiconductor wafer by an inspection apparatus, comprising:
-
(a) means for receiving said detected defect data signals and for classifying said detected defect data signals in accordance with defect sizes thereof, to thereby generate drawing data signals which provide different display forms to said classified detected defect data signals; and (b) means for graphically displaying said display forms based on said drawing data signals which are obtained by said receiving and classifying means (a); said receiving and classifying means (a) obtains defect density data signals per chip; said displaying means (b) graphically displays said display forms per chip based on said drawing data signals obtained by said receiving and classifying means (a); and said receiving and classifying means (a) generates drawing data signals which provide a chip arrangement map and a defect distribution map of said semiconductor wafer as they overlap each other, and said displaying means (b) graphically displays said forms on said defect distribution map of said semiconductor wafer on which said chip arrangement map is drawn.
-
-
16. An inspection data analyzing apparatus for in-line inspection which analyzes detected defect data signals which are obtained on a semiconductor wafer including at least one chip by an inspection apparatus after an optional point of time after two or more steps of inspection steps are complete, comprising:
-
(a) means for receiving said detected defect data signals and for obtaining defect density data signals which provide defect densities per chip based on said detected defect data signals, to thereby generate first drawing data signals for display values of said defect density data signals as numerical values, and second drawing data signals which provide a chip arrangement map and a defect distribution map of said semiconductor wafer as they overlap each other, for each one of inspection steps; and (b) means for displaying both said first drawing data signals and said second drawing data signals which are obtained by said receiving and obtaining means (a), for each one of said inspection steps.
-
-
17. An inspection data analyzing apparatus for in-line inspection which analyzes detected defect data signals which are obtained on a semiconductor wafer including at least one chip by an inspection apparatus after two or more step of inspection steps are complete, comprising:
-
(a) means for receiving said detected defect data signals, for obtaining critical ratio data signals which provide defect critical ratios per chip based on said detected defect data signals, and for judging to which one of levels assigned in advance, each one of said critical ratio data signals belongs, to thereby generate first drawing data signals which provide each one of said levels to which each one of said critical ratio data signals belongs with predetermined display forms, for each one of inspection steps; (b) means for generating second drawing data signals which provide a chip arrangement map and a defect distribution map of said semiconductor wafer as they overlap each other, for each one of said inspection steps; and (c) means or graphically displaying said display forms based on said first and second drawing data signals for each one of said inspection steps.
-
Specification