Fast frame buffer system architecture for video display system
First Claim
1. A frame buffer system for use with a video display system that is useable with a computer system, comprising:
- a frame buffer random access memory sub-system (FBRAM) including a source of digital video data, said FBRAM sub-system storing processed said video data to be displayed by said video display system;
a controller unit including a video refresh generator and a command unit coupled to said video refresh generator, coupled to said FBRAM sub-system and to said computer system, said command unit and said video refresh generator providing transfer commands to said FBRAM sub-system including at least one command reflecting state of video refresh required for said video display system; and
a digital-to-analog converter sub-system, coupled to said controller unit and to said FBRAM sub-system, for format-converting said video data for display by said video display system, said digital-to-analog converter sub-system further including a video timing generator that provides timing signals to said frame buffer system.
2 Assignments
0 Petitions
Accused Products
Abstract
A fast frame buffer system and architecture supports preferably 24-bit capability and includes an integer rendering pipeline, especially useful for three-dimensional applications. The system includes a frame buffer random access memory system ("FBRAM") that includes video source data and is configurable as a single-buffer or double-buffer, a fast frame buffer controller integrated circuit ("FFB ASIC") that includes system command and video refresh control functions, and a random access memory digital-to-analog converter unit ("RAMDAC") that includes the buffer system timing generator. A FBRAM controller unit provides both parallel accelerated rendering pipeline and direct access paths to the FBRAM unit. The timing generator outputs serial clock and serial clock enable signals, the latter signal preceding horizontal blanking signals by preferably N=1 serial clock pulses to compensate for pixel signal path timing delays.
-
Citations
23 Claims
-
1. A frame buffer system for use with a video display system that is useable with a computer system, comprising:
-
a frame buffer random access memory sub-system (FBRAM) including a source of digital video data, said FBRAM sub-system storing processed said video data to be displayed by said video display system; a controller unit including a video refresh generator and a command unit coupled to said video refresh generator, coupled to said FBRAM sub-system and to said computer system, said command unit and said video refresh generator providing transfer commands to said FBRAM sub-system including at least one command reflecting state of video refresh required for said video display system; and a digital-to-analog converter sub-system, coupled to said controller unit and to said FBRAM sub-system, for format-converting said video data for display by said video display system, said digital-to-analog converter sub-system further including a video timing generator that provides timing signals to said frame buffer system. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A frame buffer system for use with a video display system that is useable with a computer system, comprising:
-
a frame buffer random access memory sub-system (FBRAM) including a source of digital video data, said FBRAM sub-system storing processed said video data to be displayed by said video display system; a controller unit, coupled to said FBRAM sub-system and to said computer system so as to provide parallel data paths to said FBRAM sub-system that include an accelerated rendering pipeline path and a direct access path; and a digital-to-analog converter sub-system, coupled to said controller unit and to said VRAM sub-system, for format-converting said video data for display by said video display system, said digital-to-analog converter sub-system including a video timing generator that provides timing signals to said frame buffer system, said timing signals including at least serial clock pulses and a serial clock enable (SCEN) signal;
wherein said serial clock enable (SCEN) signal is active during unblanked video time and is output by said video timing generator in advance of an active horizontal period a number (N) of serial clock cycles constituting a FBRAM pipeline delay for pixels clocking into said digital-to-analog converter sub-system. - View Dependent Claims (10, 11, 12)
-
-
13. A method of providing frame buffer video data for use in a video display system useable with a computer system, the method including the following steps:
-
(a) providing a frame buffer random access memory sub-system (FBRAM) that includes a source of digital video data, said FBRAM sub-system storing processed said video data to be displayed by said video display system; (b) coupling a controller unit, which controller unit includes a video refresh generator and a command unit coupled thereto, to said FBRAM sub-system and to a said computer system; and (c) coupling a digital-to-analog converter sub-system to said controller unit and to said FBRAM sub-system for format-converting said video data for display by said video display system, said digital-to-analog converter sub-system including a video timing generator that provides timing signals to said frame buffer system; (d) causing said command unit and said video refresh generator to provide said FBRAM sub-system with transfer commands that include at least one command reflecting state of video refresh required for said video display system. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
-
20. A method of providing frame buffer system for use with a video display system that is useable with a computer system, the method including the following steps:
-
(a) providing a frame buffer random access memory sub-system (FBRAM) that includes a source of digital video data, said VRAM sub-system storing processed said video data to be displayed by said video display system; (b) coupling a controller unit to said FBRAM sub-system and to said computer system so as to provide parallel data paths to said FBRAM sub-system including an accelerated rendering pipeline path and a direct access path;
said controller unit including a video refresh generator and a command unit coupled thereto;
wherein said video refresh generator and said command unit provide transfer commands to said FBRAM sub-system that include at least one command reflecting state of video refresh required for said video display system; and(c) coupling a digital-to-analog converter sub-system to said controller unit and to said VRAM sub-system, for format-converting said video data for display by said video display system, said digital-to-analog converter sub-system including a video timing generator that provides timing signals to said frame buffer system, said timing signals including at least serial clock pulses and a serial clock enable (SCEN) signal. - View Dependent Claims (21, 22, 23)
-
Specification