Active pixel sensor having intra-pixel charge transfer with analog-to-digital converter
First Claim
1. An imaging device including a monolithic semiconductor integrated circuit substrate, said imaging device comprising a focal plane array of pixel cells in said substrate, each of said cells comprising:
- a photogate overlying said substrate for accumulating photo-generated charge in an underlying portion of said substrate;
a readout circuit comprising at least an output transistor formed in said substrate;
a charge coupled device section formed on said substrate adjacent said photogate having a sensing node connected to said output transistor and at least one charge coupled device stage for transferring charge from said underlying portion of said substrate to said sensing node; and
said imaging device further comprising an analog-to-digital converter formed in said substrate and connected to said readout circuit; and
wherein said readout circuit is a metal oxide semiconductor circuit formed on said substrate, said substrate being of a first conductivity type, said MOS circuit comprising plural metal oxide field effect transistors of a first conductivity type, a well region of a second conductivity type in said substrate and plural metal oxide semiconductor transistors of a second conductivity type formed in said well region.
1 Assignment
0 Petitions
Accused Products
Abstract
An imaging device formed as a monolithic complementary metal oxide semiconductor Integrated circuit in an industry standard complementary metal oxide semiconductor process, the integrated circuit including a focal plane array of pixel cells, each one of the cells including a photogate overlying the substrate for accumulating photo-generated charge in an underlying portion of the substrate, a readout circuit including at least an output field effect transistor formed in the substrate, and a charge coupled device section formed on the substrate adjacent the photogate having a sensing node connected to the output transistor and at least one charge coupled device stage for transferring charge from the underlying portion of the substrate to the sensing node and an analog-to-digital converter formed in the substrate connected to the output of the readout circuit.
270 Citations
27 Claims
-
1. An imaging device including a monolithic semiconductor integrated circuit substrate, said imaging device comprising a focal plane array of pixel cells in said substrate, each of said cells comprising:
-
a photogate overlying said substrate for accumulating photo-generated charge in an underlying portion of said substrate; a readout circuit comprising at least an output transistor formed in said substrate; a charge coupled device section formed on said substrate adjacent said photogate having a sensing node connected to said output transistor and at least one charge coupled device stage for transferring charge from said underlying portion of said substrate to said sensing node; and said imaging device further comprising an analog-to-digital converter formed in said substrate and connected to said readout circuit; and wherein said readout circuit is a metal oxide semiconductor circuit formed on said substrate, said substrate being of a first conductivity type, said MOS circuit comprising plural metal oxide field effect transistors of a first conductivity type, a well region of a second conductivity type in said substrate and plural metal oxide semiconductor transistors of a second conductivity type formed in said well region. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. An imaging device comprising:
-
a monolithic semiconductor integrated circuit substrate; a focal plane array of pixel cells formed on said integrated circuit substrate, each of said pixel cells comprising; a photogate overlying said substrate, accumulating photo-generated charge in an underlying portion of said substrate; a charge transfer section, receiving the accumulated photo-generated charge from the photogate; and a coupling section, formed on said substrate adjacent said charge transfer section, having a sensing node connected to said photogate through said charge transfer section, wherein said charge transfer section transfers stored charge from said photogate to said sensing node; and said focal plane array including a plurality of units, each unit of said focal plane array including at least one of said pixel cells, and further comprising; a readout controller which controls readout of said pixel cells to read out all pixel cells of each unit in parallel; and at least two analog to digital converters, formed in said substrate, and each connected to one pixel cell of said unit to read out information from said pixel cells of said unit in parallel, wherein said units are rows, said focal plane array is arranged into a plurality of rows and columns, one A/D converter being associated with each column of said array so that said columns of pixel cells are connected to respective A/D converters in parallel relative to one another and an entire row of pixel cells is simultaneously read and A/D converted.
-
-
21. A device for imaging capturing and processing, comprising:
-
(1) a focal plane array of pixel cells, each of said pixel cells including a monolithic semiconductor integrated circuit substrate, wherein each of said pixel cells includes; (a) a photogate overlying a first portion of said substrate and operating to accumulate photo-generated charge in a first portion of said substrate that underlies said photogate; and (b) a charge transfer section, formed in said substrate adjacent said photogate, having a sensing node adjacent said photogate and at least one charge coupling stage, operating to transfer charge from said first portion of said substrate to said sensing node; (2) an A/D converter, formed on said integrated circuit substrate and connected to said sensing node of at least one of said pixel cells, but less than all of said pixel cells, so that less than all of said pixel cells are attached to said A/D converter, wherein said A/D converter includes; (a) a signal path portion, having an input receiving said signal and an output coupling said signal; (b) a reference path, selectively providing a full scale signal; (c) a signal-combining element, receiving said signal on said signal path and said signal on said reference path, and outputting a value indicative of a combination signal thereof; (d) an integrating element, connected to receive and integrate said combination signal; (e) a comparing element connected to an output of said integrating element, comparing said combination signal with a reference and producing an output indicative thereof; and (f) a latch element which counts a ratio of values of said output. - View Dependent Claims (22, 23, 24, 25, 26, 27)
-
Specification