Process for manufacturing solder leads on a semiconductor device package
First Claim
Patent Images
1. A method of forming a packaged integrated circuit comprising:
- providing a silicon substrate;
forming at least one metal layer onto said silicon substrate including a plurality of pads;
providing a discrete packaging layer;
aperturing the discrete packaging layer to provide an apertured discrete packaging layer having apertures located in locations corresponding to locations of said plurality of pads;
attaching said apertured discrete packaging layer over said at least one metal layer so that said apertures communicate with said pads;
forming a plurality of solder leads on an exterior surface of said at least one packaging layer; and
forming electrical connections directly from individual ones of said plurality of pads to individual ones of said solder leads.
7 Assignments
0 Petitions
Accused Products
Abstract
A process of forming a packaged integrated circuit by aperturing a discrete packaging layer attached on a silicon substrate. A plurality of solder leads are formed on the layer. Electrical connections are formed from the leads to pads on the substrate.
218 Citations
4 Claims
-
1. A method of forming a packaged integrated circuit comprising:
-
providing a silicon substrate; forming at least one metal layer onto said silicon substrate including a plurality of pads; providing a discrete packaging layer; aperturing the discrete packaging layer to provide an apertured discrete packaging layer having apertures located in locations corresponding to locations of said plurality of pads; attaching said apertured discrete packaging layer over said at least one metal layer so that said apertures communicate with said pads; forming a plurality of solder leads on an exterior surface of said at least one packaging layer; and forming electrical connections directly from individual ones of said plurality of pads to individual ones of said solder leads. - View Dependent Claims (2, 3, 4)
-
Specification