×

EFM encoder and DSV calculator

  • US 6,023,234 A
  • Filed: 02/22/1996
  • Issued: 02/08/2000
  • Est. Priority Date: 02/23/1995
  • Status: Expired due to Fees
First Claim
Patent Images

1. An EFM (Eight to Fourteen Modulation) encoder comprising:

  • a merging-bit selector for selecting merging-bit data which connects to each other any adjacent two of a plurality of frame signals sequentially inputted,said merging-bit selector having a DSV calculator for calculating DSV (Digital Sum Variation) as an index for selecting the optimum merging-bit data for each frame signal and for each merging-bit data;

    said merging-bit selector further comprising;

    a merging-bit generator for generating, for each of the inputted frame signals, the merging-bit data which connects said frame signal as a first frame signal to a second frame signal immediately preceding the first frame signal;

    said DSV calculator having a function of receiving frame-signal DSV data representing a value of DSV of the first frame signal, a frame-signal polarity signal indicating whether or not polarity inversion has occurred in a leading bit or final bit of the first frame signal, cumulative DSV data representing a value of DSV up to the second frame signal, and a cumulative polarity signal indicating a polarity in a final bit of the second frame signal, calculating DSV based on said frame-signal DSV data, on said frame-signal polarity signal, on said cumulative DSV data, on said cumulative polarity signal, and on the merging-bit data generated by said merging-bit generator, generating new cumulative DSV data representing a value of DSV up to the first frame signal and a new cumulative polarity signal indicating a polarity in the final bit of the first frame signal, and outputting them;

    said DSV calculator further comprising;

    a merging-bit DSV calculator which receives said merging-bit data and said cumulative polarity signal and outputs merging-bit DSV data representing a value of DSV of said merging-bit data and a provisional cumulative polarity signal indicating a polarity in a final bit of said merging-bit data when said merging-bit data is connected to the second frame signal;

    a frame-signal DSV/polarity evaluator which receives said frame-signal DSV data, said frame-signal polarity signal, and said provisional cumulative polarity signal outputted from said merging-bit DSV calculator, substitutes frame-signal DSV data after polarity evaluation for said frame-signal DSV data in consideration of a polarity of said provisional cumulative polarity signal, and outputs the frame-signal DSV data after evaluation, while outputting, as said new cumulative polarity signal, a signal indicating a polarity in the final bit of the first frame signal when said frame signal is connected to the second frame signal via said merging-bit data;

    adding means for adding up said cumulative DSV data, said merging-bit DSV data outputted from said merging-bit DSV calculator, and said frame-signal DSV data after polarity evaluation outputted from said frame-signal DSV/polarity evaluator so as to output a result of addition as said new cumulative DSV data; and

    an overflow/underflow processor which judges whether or not overflow or underflow has occurred in the new cumulative DSV data outputted from said adding means and performs exception handling with respect to said new cumulative DSV data when overflow or underflow has occurred therein.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×