Semiconductor device having a stress relieving mechanism
First Claim
1. A semiconductor device comprising:
- a multi-layered wiring structure comprising multiple wiring layers, the wiring structure having a first side with a surface provided on a circuit formation surface of a semiconductor chip; and
ball-like terminals, which are for electrical connection to a wiring substrate, are disposed in a grid array on another surface corresponding to a second, opposing side of said multi-layered wiring structure,wherein said multi-layered wiring structure further comprises a buffer layer with a low elasticity for relieving a thermal stress produced between said semiconductor chip and said wiring substrate after packaging thereof.
2 Assignments
0 Petitions
Accused Products
Abstract
A semiconductor device has a multi-layered wiring structure having a conductor layer to be electrically connected to a packaging substrate, the structure being provided on a circuit formation surface of a semiconductor chip; and ball-like terminals disposed in a grid array on the surface of the multi-layered wiring structure on the packaging substrate side, wherein the multi-layered wiring structure includes a buffer layer for relieving a thermal stress produced between the semiconductor chip and the packaging substrate, after packaging thereof, and multiple wiring layers. In this semiconductor device, the wiring distance is shorter than that of a conventional semiconductor device, so that an inductance component becomes smaller, to thereby increase the signal speed; the distance between a ground layer and a power supply layer is shortened, to reduce noise produced upon operation, and also a thermal stress upon packaging is relieved by the buffer layer of the multi-layered wiring structure, resulting in the improved connection reliability; and the number of terminals per unit is increased because of elimination of wire bonding.
-
Citations
19 Claims
-
1. A semiconductor device comprising:
-
a multi-layered wiring structure comprising multiple wiring layers, the wiring structure having a first side with a surface provided on a circuit formation surface of a semiconductor chip; and ball-like terminals, which are for electrical connection to a wiring substrate, are disposed in a grid array on another surface corresponding to a second, opposing side of said multi-layered wiring structure, wherein said multi-layered wiring structure further comprises a buffer layer with a low elasticity for relieving a thermal stress produced between said semiconductor chip and said wiring substrate after packaging thereof. - View Dependent Claims (3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
2. A semiconductor device comprising:
-
a multi-layered wiring structure comprising multiple wiring layers, the wiring structure having a first side with a surface provided on a circuit formation surface of a semiconductor chip; and ball-like terminals, which are for electrical connection to a wiring substrate, are disposed in a grid array on another surface corresponding to a second, opposing side of said multi-layered wiring structure, wherein an interlayer insulating film in said multiple wiring layers for transmitting an electrical signal of said multi-layered wiring structure is made of a material capable with a low elasticity for relieving a thermal stress produced between said semiconductor chip and said wiring substrate after packaging thereof.
-
-
16. A packaging structure comprising:
-
a multi-layered wiring structure comprising multiple wiring layers, the wiring structure having a first side with a surface provided on a circuit formation surface of a semiconductor chip; and ball-like terminals, which are for electrical connection and for mounting on a multi-layer wiring substrate, are disposed in a grid array on another surface corresponding to a second, opposing side of said multi-layered wiring structure, wherein said multi-layered wiring structure further comprises a buffer layer with a low elasticity for relieving a thermal stress produced between said semiconductor chip and the wiring substrate, after packaging thereof. - View Dependent Claims (18, 19)
-
-
17. A packaging structure comprising:
-
a multi-layered wiring structure comprising multiple wiring layers, the wiring structure having a first side with a surface provided on a circuit formation surface of a semiconductor chip; and ball-like terminals, which are for electrical connection and for mounting on a multi-layer wiring substrate, are disposed in a grid array on another surface corresponding to a second, opposing side of said multi-layered wiring structure, wherein an interlayer insulating film in said multiple wiring layers for transmitting an electrical signal of said multi-layered wiring structure is made of a material with a low elasticity for relieving a thermal stress produced between said semiconductor chip and the wiring substrate after packaging thereof.
-
Specification