Dynamic current mode logic family
First Claim
Patent Images
1. A dynamic current mode logic circuit, comprising:
- a MOS current mode logic block having complementary inputs and outputs, a power supply input and ground input;
a precharge circuit connected to a power supply source and to said power supply input of said MOS current mode logic block for precharging said complementary outputs during a precharge phase of operation of said MOS current mode logic block;
an evaluation circuit connected to said ground input of said MOS current mode logic block for gating current therethrough during an evaluation phase of operation of said MOS current mode logic block; and
a dynamic current source connected to said evaluation circuit for driving a large current through said MOS current mode logic block during said evaluation phase.
1 Assignment
0 Petitions
Accused Products
Abstract
A dynamic current mode circuit for low-voltage and high performance VLSI applications, comprising a MOS current mode logic block and dynamic circuitry for precharging the outputs of the MOS current mode logic block, cross-coupled latches for enhancing performance of the MOS current mode logic block during an evaluation phase thereof, and a dynamic current source for enhanced speed and low power consumption.
134 Citations
9 Claims
-
1. A dynamic current mode logic circuit, comprising:
-
a MOS current mode logic block having complementary inputs and outputs, a power supply input and ground input; a precharge circuit connected to a power supply source and to said power supply input of said MOS current mode logic block for precharging said complementary outputs during a precharge phase of operation of said MOS current mode logic block; an evaluation circuit connected to said ground input of said MOS current mode logic block for gating current therethrough during an evaluation phase of operation of said MOS current mode logic block; and a dynamic current source connected to said evaluation circuit for driving a large current through said MOS current mode logic block during said evaluation phase. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification