Ball grid array structure and method for packaging an integrated circuit chip
First Claim
1. A package for supporting at least one integrated circuit chip, said package having a first outer surface and a second outer surface opposite said first outer surface, said package comprising:
- a dielectric layer located between said first outer surface and said second outer surface.a plurality of chip bonding pads supported by at least said dielectric layer and formed in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip;
a plurality of ball attach pads supported by at least said dielectric layer and formed in a second predetermined configuration;
an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads, said electrical conductor including at least one conductive particle and a binding material; and
a portion of an electrically conductive layer, said portion having a contiguous surface covering said hole, said contiguous surface being in contact with said electrical conductor.
2 Assignments
0 Petitions
Accused Products
Abstract
An integrated circuit (IC) package substrate has a dielectric layer and a micro filled via formed substantially in the center of a hole in the dielectric layer. The IC package substrate has at least one chip bonding pad and one ball attach pad that are electrically coupled to each other by the micro filled via. The micro filled via is formed of a material called a "micro filled via material" that includes a binding material and optionally includes a number of particles (between 0%-90% by volume) dispersed in the binding material. The binding material can be any material, such as a polymer that is either conductive or nonconductive. The particles can be formed of any conductive material, such as a conductive polymer or a conductive metal (e.g. copper or gold). An electrical conductor can be originally formed simply by contact between conductive particles located adjacent to each other. In an optional step, the micro filled via is subjected to a programming current (in a step called "programming") to lower the resistance of an originally formed electrical conductor, or to originally form an electrical conductor by break down of a dielectric material. The IC package substrate can be formed in either a cavity up or a cavity down configuration.
-
Citations
41 Claims
-
1. A package for supporting at least one integrated circuit chip, said package having a first outer surface and a second outer surface opposite said first outer surface, said package comprising:
-
a dielectric layer located between said first outer surface and said second outer surface. a plurality of chip bonding pads supported by at least said dielectric layer and formed in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip; a plurality of ball attach pads supported by at least said dielectric layer and formed in a second predetermined configuration; an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads, said electrical conductor including at least one conductive particle and a binding material; and a portion of an electrically conductive layer, said portion having a contiguous surface covering said hole, said contiguous surface being in contact with said electrical conductor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26)
-
-
27. A cavity up substrate for supporting at least one integrated circuit chip, said substrate having an exposed side and a contact side, said substrate comprising:
-
a first dielectric layer located between said contact side and said exposed side; a second dielectric layer located between said contact side and said exposed side; a plurality of chip bonding pads supported by at least said first dielectric layer and formed on said exposed side in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip; a plurality of ball attach pads supported by at least said second dielectric layer and formed on said contact side in a second predetermined configuration; an electrical conductor formed at least in the center of a hole defined by said first dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads, said electrical conductor including at least one conductive particle and a binding material; and a plated via formed in a hole defined by said second dielectric layer, said plated via being part of said electrical path. - View Dependent Claims (28, 29, 30, 31)
-
-
32. A cavity down substrate for supporting at least one integrated circuit chip, said substrate having a contact side and an exposed side opposite said contact side, said substrate comprising:
-
a dielectric layer located between said contact side and said exposed side; a plurality of chip bonding pads supported by at least said dielectric layer and formed on said contact side in a first predetermined configuration suitable for connection to a plurality of pads on said integrated circuit chip; a plurality of ball attach pads supported by at least said dielectric layer and formed on said contact side in a second predetermined configuration; an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between one of said ball attach pads and one of said chip bonding pads, said electrical conductor including at least one conductive particle and a binding material; and a portion of an electrically conductive layer, said portion having a contiguous surface in contact with said electrical conductor, said contiguous surface covering said hole. - View Dependent Claims (33, 34)
-
-
35. A substrate for supporting at least one integrated circuit chip, said substrate comprising:
-
a dielectric layer; and a plurality of chip bonding pads supported by at least said dielectric layer, a first group of said chip bonding pads being electrically connected to a first trace, wherein said first group of chip bonding pads are arranged in a row to interdigitate with a second group of said chip bonding pads, each chip bonding pad in said second group being physically located between two adjacent chip bonding pads in said first group. - View Dependent Claims (36, 37, 38)
-
-
39. A substrate for supporting at least one integrated circuit chip, said substrate having a first outer surface and a second outer surface opposite said first outer surface, said substrate comprising:
-
a dielectric layer located between said first outer surface and said second outer surface; a plurality of chip bonding pads supported by at least said dielectric layer, a first group of said chip bonding pads being formed in a first plane, and a second group of said chip bonding pads being formed in a second plane; a plurality of ball attach pads supported by at least said dielectric layer; an electrical conductor formed at least in the center of a hole defined by said dielectric layer, said electrical conductor being part of an electrical path between a chip bonding pad in said first plane and one of said ball attach pads, said electrical conductor including at least one conductive particle and a binding material; and a portion of an electrically conductive layer, said portion having a contiguous surface in contact with said electrical conductor. - View Dependent Claims (40, 41)
-
Specification