L-connect routing of die surface pads to the die edge for stacking in a 3D array
First Claim
1. In an integrated circuit chip having a substrate with an interface surface and a side surface and with interface pads positioned entirely on an interface surface thereof, the improvement comprising:
- a plurality of pads positioned entirely on at least one side surface which is traverse to said interface surface of said substrate, andinterconnects extending from said interface pads on said interface surface to said pads located entirely on said at least one side surface of said substrate.
4 Assignments
0 Petitions
Accused Products
Abstract
Integrated circuit chips and method of routing the interface pads from the face of the chip or die to one or more sidewall surfaces of the die. The interconnection is routed from the face of the die to one or more edges of the die, then routed over the edge of the die and onto the side surface. A new pad is then formed on the sidewall surface, which allows multiple die or chips to be stacked in a three-dimensional array, while enabling follow-on signal routing from the sidewall pads. The routing of the interconnects and formation of the sidewall pads can be carried out in an L-connect or L-shaped routing configuration, using a metalization process such as laser pantography.
109 Citations
17 Claims
-
1. In an integrated circuit chip having a substrate with an interface surface and a side surface and with interface pads positioned entirely on an interface surface thereof, the improvement comprising:
-
a plurality of pads positioned entirely on at least one side surface which is traverse to said interface surface of said substrate, and interconnects extending from said interface pads on said interface surface to said pads located entirely on said at least one side surface of said substrate. - View Dependent Claims (2, 3, 4, 17)
-
-
5. A method of preparing integrated circuit die for stacking and interconnecting to produce a three-diminsional stack of circuit die, including:
forming interconnects on a surface of each die and on at least one sidewall of each die so as to be in contact with interface pads located entirely on the surface of each die and bonding pads located entirely on at least one sidewall of each die, thereby the circuit die when stacked on one another, can be interconnected via interconnected bonding pads located on the sidewall of each die. - View Dependent Claims (6, 7, 8, 9, 10, 11)
-
12. An improved method of fabricating integrated circuit chips which enables stacking of the chips, comprising, routing of bonding pads on a surface on a die to a sidewall of a die;
- and
forming bonding pads located entirely on the sidewall of the die and in contact with the interconnects. - View Dependent Claims (13, 14, 15, 16)
- and
Specification