Combined signalling and PCM cross-connect and packet engine
First Claim
1. A circuit configured to cross-connect data carried in PCM and associated signalling channels of a first side data stream into PCM and associated signalling channels of a second side data stream, wherein the first side PCM channels are received in successive time division multiplexed data frames and the first side signalling channels are received over signalling multiframes comprising a plurality of successive data frames, the cross-connect circuit comprising:
- a PCM memory configured to store data carried in first side PCM channels of each data frame at an address corresponding to the respective data frame timeslot in which the PCM channel is received; and
a signalling memory configured to store data carried in the first side signalling channels of each signalling multiframe at an address corresponding to the data frame timeslot of its associated PCM channel, wherein the PCM and signalling memories may be configured to be substantially the same size.
1 Assignment
0 Petitions
Accused Products
Abstract
A combined signalling and PCM cross-connect and packet assembly/disassembly engine includes a cross-connect memory, wherein the memory advantageously includes both a subscriber PCM channel memory that cross-connects bus side PCM channels to optical fiber timeslots, and a separate signalling memory that cross-connects associated signalling data channels to optical fiber timeslots. In particular, the PCM and signalling data memories are substantially the same size and each signalling data channel is mapped to an address in the signalling memory that corresponds to the PCM memory address of the associated PCM channel. Cross-connect information used for the PCM channels is also used to cross-connect the associated signalling channels. Cross-connect and packet engine functions are combined, thereby eliminating the need for a separate buffer to accommodate differences in transmission rates between them. A single control store with an associated fiber timeslot counter is also connected to the packet engine circuit, which supports both PCM and signalling data channels.
-
Citations
20 Claims
-
1. A circuit configured to cross-connect data carried in PCM and associated signalling channels of a first side data stream into PCM and associated signalling channels of a second side data stream, wherein the first side PCM channels are received in successive time division multiplexed data frames and the first side signalling channels are received over signalling multiframes comprising a plurality of successive data frames, the cross-connect circuit comprising:
-
a PCM memory configured to store data carried in first side PCM channels of each data frame at an address corresponding to the respective data frame timeslot in which the PCM channel is received; and a signalling memory configured to store data carried in the first side signalling channels of each signalling multiframe at an address corresponding to the data frame timeslot of its associated PCM channel, wherein the PCM and signalling memories may be configured to be substantially the same size. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A circuit configured to cross-connect data carried in incoming first side PCM and associated signalling channels into outgoing second side PCM and associated signalling channels, and to cross-connect data carried in incoming second side PCM and associated signalling channels into outgoing first side PCM and associated signalling channels, wherein the incoming first side PCM channels are received in successive time division multiplexed first side data frames and the incoming first side signalling channels are received over signalling multiframes comprising a plurality of successive first side data frames, the cross-connect circuit comprising:
-
a first PCM memory configured to store data carried in PCM channels of each incoming first side data frame at an address corresponding to the respective first side data frame timeslot in which the PCM channel is received; and a first signalling memory configured to store data carried in the incoming first side signalling channels of each signalling multiframe at an address corresponding to the first side data frame timeslot of its associated PCM channel. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A circuit configured to cross-connect data carried in first side downstream PCM and signalling channels into second side downstream PCM and signalling channels, and to cross-connect data carried in second side upstream PCM and signalling channels into first side upstream PCM and signalling channels, wherein the first side downstream and upstream PCM channels are received and transmitted, respectively, in successive first side data frames, the first side downstream and upstream signalling channels associated with the first side downstream and upstream PCM channels being received and transmitted, respectively, over signalling multiframes comprising a plurality of successive first side data frames, and wherein the second side downstream and upstream PCM channels are received and transmitted, respectively, in successive second side data frames, the second side downstream and upstream signalling channels associated with the second side downstream and upstream PCM channels being received and transmitted, respectively, over signalling multiframes comprising a plurality of successive second side data frames, the cross-connect circuit comprising:
-
a first memory having a first portion configured to store data carried in the first side downstream PCM channels at an address corresponding to the first side data frame timeslot in which the PCM data is received, and a second portion configured to store data contained in the first side downstream signalling channels at an address corresponding to the respective first side data frame timeslot of their associated PCM channels; and a second memory having a first portion configured to store data carried in the second side upstream PCM channels at an address corresponding to the first side data frame timeslot in which the PCM data is assigned, and a second portion configured to store data contained in the second side upstream signalling channels at an address corresponding to the respective first side data frame timeslot assigned to their associated PCM channels. - View Dependent Claims (17, 18, 19, 20)
-
Specification