Three-dimensional non-volatile memory
First Claim
1. A method of forming a non-volatile memory structure having a floating gate, the method comprising:
- forming a depression into a semiconductor material by oxidizing a selected portion of a surface of a semiconductor material and then removing oxide from said depression, said depression having a sidewall; and
forming said floating gate of said non-volatile memory structure over said sidewall, said floating gate being insulated from said sidewall.
7 Assignments
0 Petitions
Accused Products
Abstract
A strip of a semiconductor material (for example, P type silicon) is oxidized and the resulting strip of oxide is removed leaving a depression in the upper surface of the semiconductor material which has steep sidewalls. The steep sidewalls do not have significant ion impact damage because they are formed by oxidation and not by reactive ion etching of the semiconductor material. A high quality tunnel oxide can therefore be grown on the steep sidewalls. Floating gates are then formed on the tunnel oxide, corresponding word lines are formed over the floating gates, a conductive region (for example, N type silicon) is formed into the bottom of the depression, and a number of conductive regions (for example, N type silicon) corresponding with the floating gates are formed above the rim of the depression. The resulting bit transistors have channel regions which extend in a vertical dimension under floating gates along the surface of the sidewall. Because the depth and profile of the depression is determined primarily by oxidation and not by lithography, very small geometry bit transistors can be made.
-
Citations
6 Claims
-
1. A method of forming a non-volatile memory structure having a floating gate, the method comprising:
-
forming a depression into a semiconductor material by oxidizing a selected portion of a surface of a semiconductor material and then removing oxide from said depression, said depression having a sidewall; and forming said floating gate of said non-volatile memory structure over said sidewall, said floating gate being insulated from said sidewall. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification