System having a synchronous memory device
DCFirst Claim
1. A memory system having a master coupled to a bus to generate a request to provide data, the memory system having a plurality of memory devices, wherein each memory device is coupled to the bus and includes at least one memory section having a plurality of memory cells, the memory system comprises:
- a first memory device including;
clock receiver circuitry, coupled to the bus, to receive a first external clock signal;
a register to store a value which is representative of a number of clock cycles of the first external clock to transpire before data is output by the first memory device onto the bus in response to a request to provide data; and
a second memory device including;
clock receiver circuitry, coupled to the bus, to receive the first external clock signal;
a register to store a value which is representative of a number of clock cycles of the first external clock signal to transpire before data is output by the second memory device onto the bus in response to a request to provide data.
0 Assignments
Litigations
0 Petitions
Accused Products
Abstract
A system for use in a computer, the system comprises a memory device and a controller or master to generate a request to provide data. The memory device includes at least one section of memory, having a plurality of memory cells, and a programmable register to store a value which is representative of a number of clock cycles of a first external clock signal to transpire before the memory device outputs data onto the bus in response to the request to provide data. The memory device may further include a plurality of output drivers and a delay lock loop circuitry wherein the delay lock loop circuitry generates a first internal clock signal using the first external clock signal. The plurality of output drivers, in response to the first internal clock signal, output data onto the bus. The plurality of output drivers output data on the bus after the number of clock cycles of the first external clock signal transpire and synchronously with respect to the first external clock signal. The delay lock loop circuitry may also generate the first internal clock signal using the first external clock signal and a second external clock signal.
-
Citations
39 Claims
-
1. A memory system having a master coupled to a bus to generate a request to provide data, the memory system having a plurality of memory devices, wherein each memory device is coupled to the bus and includes at least one memory section having a plurality of memory cells, the memory system comprises:
-
a first memory device including; clock receiver circuitry, coupled to the bus, to receive a first external clock signal; a register to store a value which is representative of a number of clock cycles of the first external clock to transpire before data is output by the first memory device onto the bus in response to a request to provide data; and a second memory device including; clock receiver circuitry, coupled to the bus, to receive the first external clock signal; a register to store a value which is representative of a number of clock cycles of the first external clock signal to transpire before data is output by the second memory device onto the bus in response to a request to provide data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A computer system comprising:
-
a master coupled to a bus to generate a request to provide data; a memory device including; at least one memory section having a plurality of memory cells; clock receiver circuitry, coupled to the bus, to receive a first external clock signal; and a register to store a value which is representative of a number of clock cycles of the first external clock signal to transpire before data is output by the memory device onto the bus in response to the request to provide data. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34)
-
-
35. A system for use in a computer, the system comprising:
-
a controller, coupled to a bus, to generate a request to provide data; a memory device including; at least one section of memory having a plurality of memory cells; and a programmable register to store a value which is representative of a number of clock cycles of a first external clock signal to transpire before data is output by the memory device onto the bus in response to a request to provide data. - View Dependent Claims (36, 37, 38, 39)
-
Specification