3-D CMOS-on-SOI ESD structure and method
First Claim
Patent Images
1. A method of making a three-dimensional (3-D) CMOS-on SOI (Complementary-Metal-Oxide-Semiconductor o Silicon-on-Insulator) electrostatic discharge (ESD) structure, said method comprising the steps of:
- providing an SOI substrate including a silicon thin film separated from a bulk silicon substrate by an insulator;
forming an ESD network in said bulk silicon substrate;
forming an integrated circuit structure in the thin film of said SOI substrate above said ESD networks; and
connecting said ESD network to a semiconductor chip input pin.
0 Assignments
0 Petitions
Accused Products
Abstract
Three-dimensional ESD structures are constructed in SOI technology that utilize both bulk devices and thin film SOI devices.
95 Citations
9 Claims
-
1. A method of making a three-dimensional (3-D) CMOS-on SOI (Complementary-Metal-Oxide-Semiconductor o Silicon-on-Insulator) electrostatic discharge (ESD) structure, said method comprising the steps of:
-
providing an SOI substrate including a silicon thin film separated from a bulk silicon substrate by an insulator; forming an ESD network in said bulk silicon substrate; forming an integrated circuit structure in the thin film of said SOI substrate above said ESD networks; and connecting said ESD network to a semiconductor chip input pin. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification