×

Controller-based radio frequency amplifier module and method

  • US 6,078,222 A
  • Filed: 07/03/1997
  • Issued: 06/20/2000
  • Est. Priority Date: 07/05/1996
  • Status: Expired due to Term
First Claim
Patent Images

1. A power amplifier module for amplifying an input signal applied thereto and providing an amplified output signal to a N-way radial combiner that combines said amplified output signal with other amplified output signals from other power amplifier modules, said power amplifier module comprising:

  • an amplifier submodule comprising a plurality of discrete amplifiers arranged in an amplifier chain which amplifies said input signal and provides an amplified output signal, each discrete amplifier having a gate terminal, a drain terminal and a source terminal, each amplifier having a gate-to-source voltage applied between said gate terminal and said source terminal and a drain voltage applied to said drain terminal;

    a processor submodule configured to control a level of said amplified output signal, comprising,a monitoring mechanism configured to monitor respective gate-to-source voltages and said drain voltages,a comparison mechanism configured to compare said gate-to-source voltages and said drain voltages as monitored by said monitoring mechanism with predetermined gate-to-source voltages and drain voltages, andan adjustment mechanism configured to adjust at least one of said respective gate-to-source voltages and said drain voltages;

    a power supply submodule configured to supply said drain voltages to said discrete amplifiers in said amplifier submodule, said processor submodule configured to apply said gate-to-source voltages to said discrete amplifiers in said amplifier submodule;

    a bus connected to said power supply submodule, said processor submodule and said amplifier submodule for transferring data, voltages, and control commands therebetween; and

    an enclosure having an internal portion that houses at least said amplifier submodule, said processor submodule, and said bus therein.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×