Data transfer network on a computer chip utilizing combined bus and ring topologies
First Claim
1. A computer chip comprising a data transfer network, the data transfer network comprising:
- a backbone bus;
a plurality of communication ports coupled to the backbone bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the backbone bus;
wherein the plurality of communication ports are further interconnected in a ring topology forming a circular bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the circular bus;
wherein said plurality of communication ports comprises a first plurality of communication ports coupled to a first side of said backbone bus, and a second plurality of communication ports coupled to a second side of said backbone bus;
wherein said first plurality of communication ports are directly electrically coupled forming a first portion of said circular bus, and wherein said second plurality of communication ports are directly electrically coupled forming a second portion of said circular bus;
wherein said first plurality of communication ports includes a first communication port and a last communication port, and wherein said second plurality of communication ports includes a first communication port and a last communication port;
wherein said first communication port of said first plurality of communication ports is coupled to said first communication port of said second plurality of communication ports, and wherein said last communication port of said first plurality of communication ports is coupled to said last communication port of said second plurality of communication ports, thereby forming a circular bus between said communication ports;
a plurality of modules, wherein each of said plurality of modules is coupled to at least one of said plurality of communication ports, wherein said plurality of modules are operable to communicate with each other through said communication ports.
3 Assignments
0 Petitions
Accused Products
Abstract
A computer chip includes a data transfer network. The data transfer network comprises a backbone bus, a plurality of communication ports and a plurality of devices or modules each coupled to the backbone bus. Each of the devices includes or is coupled to one or more communication ports. Some of communication ports are operable to transmit and receive data on the backbone bus. Furthermore, the communication ports are interconnected in a ring topology forming a circular bus or a semi-circular bus. A subset of the communication ports may transmit and receive data on the circular bus or semi-circular bus. For the semi-circular bus, the communication ports are not coupled to form a complete ring topology. The communication ports may be operable to communicate with each other over the backbone bus and/or the circular bus. Each of the communication ports includes backbone bus interface logic, circular bus interface logic, one or more data transfer buffers and/or control logic. The communication ports are preferably able to transfer communications between the backbone bus, the circular bus and/or the modules.
78 Citations
19 Claims
-
1. A computer chip comprising a data transfer network, the data transfer network comprising:
-
a backbone bus; a plurality of communication ports coupled to the backbone bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the backbone bus; wherein the plurality of communication ports are further interconnected in a ring topology forming a circular bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the circular bus; wherein said plurality of communication ports comprises a first plurality of communication ports coupled to a first side of said backbone bus, and a second plurality of communication ports coupled to a second side of said backbone bus; wherein said first plurality of communication ports are directly electrically coupled forming a first portion of said circular bus, and wherein said second plurality of communication ports are directly electrically coupled forming a second portion of said circular bus; wherein said first plurality of communication ports includes a first communication port and a last communication port, and wherein said second plurality of communication ports includes a first communication port and a last communication port; wherein said first communication port of said first plurality of communication ports is coupled to said first communication port of said second plurality of communication ports, and wherein said last communication port of said first plurality of communication ports is coupled to said last communication port of said second plurality of communication ports, thereby forming a circular bus between said communication ports; a plurality of modules, wherein each of said plurality of modules is coupled to at least one of said plurality of communication ports, wherein said plurality of modules are operable to communicate with each other through said communication ports. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A computer chip comprising a data transfer network, the computer chip comprising:
-
a backbone bus; a plurality of communication ports coupled to the backbone bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the backbone bus; wherein the plurality of communication ports are further interconnected in a half-ring topology forming a semi-circular bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the semi-circular bus; wherein said plurality of communication ports comprises a first plurality of communication ports coupled to a first side of said backbone bus, and a second plurality of communication ports coupled to a second side of said backbone bus; wherein said first plurality of communication ports are electrically coupled forming a first portion of said circular bus, and wherein said second plurality of communication ports are directly electrically coupled forming a second portion of said circular bus; wherein said first plurality of communication ports includes a first communication port and a last communication port, and wherein said second plurality of communication ports includes a first communication port and a last communication port; wherein said first communication port of said first plurality of communication ports is coupled to said first communication port of said second plurality of communication ports, thereby forming a semi-circular bus between said communication ports; a plurality of modules, wherein each of said plurality of modules is coupled to at least one of said plurality of communication ports, wherein said plurality of modules are operable to communicate with each other through said communication ports. - View Dependent Claims (12)
-
-
13. A computer chip comprising a data transfer network, the computer chip comprising:
-
a backbone bus; a plurality of devices coupled to the backbone bus, wherein each of said devices includes one or more communication ports coupled to the backbone bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the backbone bus; wherein the plurality of communication ports are further interconnected in a ring topology forming a circular bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the circular bus; wherein said plurality of communication ports comprises a first plurality of communication ports coupled to a first side of said backbone bus, and a second plurality of communication ports coupled to a second side of said backbone bus; wherein said first plurality of communication ports are directly electrically coupled forming a first portion of said circular bus, and wherein said second plurality of communication ports are directly electrically coupled forming a second portion of said circular bus; wherein said first plurality of communication ports includes a first communication port and a last communication port, and wherein said second plurality of communication ports includes a first communication port and a last communication port; wherein said first communication port of said first plurality of communication ports is coupled to said first communication port of said second plurality of communication ports, and wherein said last communication port of said first plurality of communication ports is coupled to said last communication port of said second plurality of communication ports, thereby forming a circular bus between said communication ports; wherein said plurality of devices are operable to communicate with each other through said communication ports. - View Dependent Claims (14, 15)
-
-
16. A computer chip comprising a data transfer network, the data transfer network comprising:
-
a backbone bus; a plurality of communication ports coupled to the backbone bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the backbone bus; wherein the plurality of communication ports are further interconnected in a ring topology forming a circular bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the circular bus; a plurality of modules, wherein each of said plurality of modules is coupled to at least one of said plurality of communication ports, wherein said plurality of modules are operable to communicate with each other through said communication ports; wherein said data transfer network is operable in a first mode wherein each of a first plurality of communication ports and a second plurality of communication ports communicate only using said backbone bus, and wherein said data transfer network is operable in a second mode wherein each of said first plurality of communication ports and said second plurality of communication ports communicate only using said circular bus.
-
-
17. A computer chip comprising a data transfer network, the data transfer network comprising:
-
a backbone bus; a plurality of communication ports coupled to the backbone bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the backbone bus; wherein the plurality of communication ports are further interconnected in a ring topology forming a circular bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the circular bus; a plurality of modules, wherein each of said plurality of modules is coupled to at least one of said plurality of communication ports, wherein said plurality of modules are operable to communicate with each other through said communication ports; wherein each of said communication ports comprises; backbone bus interface logic coupled to said backbone bus; circular bus interface logic coupled to said circular bus; one or more data transfer buffers, wherein at least a first portion of said one or more data transfer buffers is coupled to said circular bus interface logic, wherein said first portion of said one or more data transfer buffers is configurable to communicate information between said module and said circular bus;
wherein at least a second portion of said one or more data transfer buffers is coupled to said backbone bus interface logic, wherein said second portion of said one or more data transfer buffers is configurable to communicate information between said module and said backbone bus, wherein one or more of said first portion and said second portion of said one or more data transfer buffers is configurable to communicate information between said backbone bus and said circular bus.
-
-
18. A computer chip comprising a data transfer network, the data transfer network comprising:
-
a backbone bus; a plurality of communication ports coupled to the backbone bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the backbone bus; wherein the plurality of communication ports are further interconnected in a ring topology forming a circular bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the circular bus; a plurality of modules, wherein each of said plurality of modules is coupled to at least one of said plurality of communication ports, wherein said plurality of modules are operable to communicate with each other through said communication ports; a plurality of buffers, wherein each of the plurality of buffers is coupled between a respective communication port and the backbone bus; wherein the plurality of buffers are operable for buffering data between a respective communication port and the backbone bus.
-
-
19. A computer chip comprising a data transfer network, the data transfer network comprising:
-
a backbone bus; a plurality of communication ports coupled to the backbone bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the backbone bus; wherein the plurality of communication ports are further interconnected in a ring topology forming a circular bus, wherein at least a subset of the plurality of communication ports are operable to transmit and receive data on the circular bus; a plurality of modules, wherein each of said plurality of modules is coupled to at least one of said plurality of communication ports, wherein said plurality of modules are operable to communicate with each other through said communication ports; a plurality of buffers, wherein each of the plurality of buffers is coupled between a respective communication port and the circular bus; wherein the plurality of buffers are operable for buffering data between a respective communication port and the circular bus.
-
Specification