Metallization structure and method for a semiconductor device
First Claim
1. A method for forming a metal-strapped polysilicon gate structure, comprising the steps of:
- forming a gate dielectric layer on a surface of a substrate;
forming a polysilicon layer on said gate dielectric layer;
forming a masking layer on said polysilicon layer;
patterning said masking layer;
etching said polysilicon layer using said patterned masking layer as a mask to form a gate electrode;
depositing an insulating layer on said substrate;
removing said patterned masking layer, thereby forming an unfilled region above said gate electrode;
depositing a metal to fill in said unfilled region; and
planarizing the deposited metal such that an upper surface of said metal is substantially level with an upper surface of said insulating layer.
1 Assignment
0 Petitions
Accused Products
Abstract
A method for forming a metal-strapped polysilicon gate and for simultaneously forming a strapped-metal polysilicon gate and a metal contact filling includes the steps of forming a gate dielectric layer on a surface of a silicon substrate; forming a polysilicon layer on the gate dielectric layer; forming a first insulating layer on the polysilicon layer; forming insulating spacers on either side of the polysilicon layer and the first insulating layer; and forming ion implantation regions in the surface of the silicon substrate. Next, a second insulating layer is deposited on the silicon substrate, and the second insulating layer is polished using chemical mechanical polishing to planarize the upper surface of the second insulating layer with the upper surface of the first insulating layer as a polishing stopper. Then, a contact hole is formed in the second insulating film, wherein the contact hole is laterally spaced from the polysilicon layer and the first insulating layer. Subsequent steps include: removing the first insulating layer, thereby forming an unfilled region above the polysilicon layer; depositing a metal such as tungsten in the unfilled region and the contact hole; and polishing the deposited metal layer to planarize the upper surface of the metal with the upper surface of the second insulating layer.
123 Citations
47 Claims
-
1. A method for forming a metal-strapped polysilicon gate structure, comprising the steps of:
-
forming a gate dielectric layer on a surface of a substrate; forming a polysilicon layer on said gate dielectric layer; forming a masking layer on said polysilicon layer; patterning said masking layer; etching said polysilicon layer using said patterned masking layer as a mask to form a gate electrode; depositing an insulating layer on said substrate; removing said patterned masking layer, thereby forming an unfilled region above said gate electrode; depositing a metal to fill in said unfilled region; and planarizing the deposited metal such that an upper surface of said metal is substantially level with an upper surface of said insulating layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 18)
-
-
12. A method for forming a metal-strapped polysilicon gate structure and a metal contact structure, comprising the steps of:
-
forming a gate dielectric layer on a surface of a substrate; forming a polysilicon layer on said gate dielectric layer; forming a masking layer on said polysilicon layer; patterning said masking layer; etching said polysilicon layer using said patterned masking layer as a mask to form a gate electrode; implanting ions in the surface of said substrate using said patterned masking layer and said gate electrode as an implantation mask to thereby form spaced apart source/drain regions; depositing an insulating layer on said substrate; forming a contact hole in said insulating layer for contacting at least one of said source/drain regions; removing said patterned masking layer to form an unfilled region above said gate electrode; and depositing a metal to fill in said unfilled region and said contact hole. - View Dependent Claims (13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33)
-
-
34. A method of forming a gate electrode comprising the steps of:
-
forming a structure on a semiconductor substrate which is insulatively spaced from a channel region between source/drain regions formed on a surface of said semiconductor substrate, said structure including a first conductive layer and a cap layer formed on said first conductive layer; depositing an insulating layer on said semiconductor substrate and said structure; planarizing an upper surface of said insulating layer using said cap layer as a stopper; removing said cap layer to form an opening above said first conductive layer of said structure; depositing a conductive material in said opening; and planarizing an upper surface of said conductive material using said insulating layer as a stopper. - View Dependent Claims (35, 36, 37, 38, 39, 40)
-
-
41. A method of simultaneously forming a gate electrode and a contact, comprising the steps of:
-
forming a structure on a semiconductor substrate which is insulatively spaced from a channel region between source/drain regions formed on a surface of said semiconductor substrate, said structure including a first conductive layer and a cap layer formed on said first conductive layer; depositing an insulating layer on said semiconductor substrate and said structure; planarizing an upper surface of said insulating layer using said cap layer as a stopper; forming contact holes to expose at least one of said source/drain regions; removing said cap layer to form an opening above said conductive layer of said structure; depositing a conductive material to simultaneously fill said opening and said contact holes; and planarizing an upper surface of said conductive material using said insulating layer as a stopper. - View Dependent Claims (42, 43, 44, 45, 46, 47)
-
Specification