×

Clock distribution network

  • US 6,125,217 A
  • Filed: 06/26/1998
  • Issued: 09/26/2000
  • Est. Priority Date: 06/26/1998
  • Status: Expired due to Term
First Claim
Patent Images

1. A clock distribution network, comprising:

  • a clock receiver node disposed in a first semiconductor die, the clock receiver node providing a first clock signal;

    a clock generation circuit disposed in the first semiconductor die, the clock generation circuit coupled to the clock receiver node to generate a second clock signal in phase with the first clock signal to clock a second semiconductor die; and

    a first skew removal circuit included in the clock generation circuit, the first skew removal circuit coupled to the clock receiver node and coupled to a clock input of the second semiconductor die, the first skew removal circuit to generate the second clock signal in response to the first clock signal and a signal of the clock input of the second semiconductor die.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×