Method and apparatus for communication and translation of a plurality of digital protocols
First Claim
1. A single chip digital protocol translator comprising;
- first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, said first protocol circuitry including a first controller;
second protocol circuitry having a second I/O port adapted to communicate using a second digital protocol different from said first digital protocol, said second protocol circuitry including a second controller in communication with said first controller;
whereby communications between said first I/O port and said second I/O port are translated between said first protocol and said second protocol;
wherein said first protocol circuitry and said second protocol circuitry are integrated on a single chip; and
a digital microprocessor and digital memory integrated on said chip, said digital memory being coupled to said digital microprocessor, said digital microprocessor operating under program control stored in said digital memory and communicating with both said first controller and said second controller.
5 Assignments
0 Petitions
Accused Products
Abstract
A digital protocol translator including a first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, the first protocol circuitry including a first controller. The translator further includes a second protocol circuitry having a second I/O port communicating using a second digital protocol different from the first digital protocol, the second protocol circuitry including a second controller in communication with the first controller, such that communications between the first I/O port and the second I/O port are translated between the first protocol and the second protocol. Preferably, the translator further includes a microprocessor and digital memory, where the microprocessor operates under the control of a program stored in the memory. Also preferably, the first controller includes a first state machine, a first plurality of registers, and a first DMA interface, and the second controller includes a second state machine, a second plurality of registers, and a second DMA interface.
75 Citations
35 Claims
-
1. A single chip digital protocol translator comprising;
-
first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, said first protocol circuitry including a first controller; second protocol circuitry having a second I/O port adapted to communicate using a second digital protocol different from said first digital protocol, said second protocol circuitry including a second controller in communication with said first controller; whereby communications between said first I/O port and said second I/O port are translated between said first protocol and said second protocol; wherein said first protocol circuitry and said second protocol circuitry are integrated on a single chip; and a digital microprocessor and digital memory integrated on said chip, said digital memory being coupled to said digital microprocessor, said digital microprocessor operating under program control stored in said digital memory and communicating with both said first controller and said second controller. - View Dependent Claims (3, 7)
-
-
2. A digital protocol translator comprising:
-
first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, said first protocol circuitry including a first controller; second protocol circuitry having a second I/O port adapted to communicate using a second digital protocol different from said first digital protocol, said second protocol circuitry including a second controller in communication with said first controller; whereby communications between said first I/O port and said second I/O port are translated between said first protocol and said second protocol; and wherein said first controller includes a first DMA interface and a first state machine separate from and communicating with said first DMA interface. - View Dependent Claims (4, 5)
-
-
6. A digital protocol translator comprising:
-
first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, said first protocol circuitry including a first controller; second protocol circuitry having a second I/O port adapted to communicate using a second digital protocol different from said first digital protocol, said second protocol circuitry including a second controller in communication with said first controller; a digital microprocessor and semiconductor digital memory coupled to said digital microprocessor, said digital microprocessor operating under program control stored in said semiconductor digital memory and communicating with both said first controller and said second controller; whereby communications between said first I/O port and said second I/O port are translated between said first protocol and said second protocol; and wherein said semiconductor digital memory includes fixed memory and microprocessor program instructions defining a plurality of protocols are stored within said fixed memory. - View Dependent Claims (8)
-
-
9. A digital protocol translator comprising:
-
first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, said first protocol circuitry including a first controller; second protocol circuitry having a second I/O port adapted to communicate using a second digital protocol different from said first digital protocol, said second protocol circuitry including a second controller in communication with said first controller; a digital microprocessor and semiconductor memory coupled to said digital microprocessor, said digital microprocessor operating under program control stored in said semiconductor memory and communicating with both said first controller and said second controller; whereby communications between said first I/O port and said second I/O port are translated between said first protocol and said second protocol; and
wherein said semiconductor memory includes semiconductor read/write memory, and wherein microprocessor program instructions defining a plurality of protocols are loaded into said semiconductor read/write memory through at least one of said first I/O port and said second I/O port, and wherein said first protocol circuitry, said second protocol circuitry, said digital microprocessor, and said semiconductor memory are integrated on a single chip.
-
-
10. A digital protocol translator comprising:
-
first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, said first protocol circuitry including a first controller; second protocol circuitry having a second I/O port communicating using a second digital protocol different from said first digital protocol, said second protocol circuitry including a second controller in communication with said first controller; whereby communications between said first I/O port and said second I/O port are translated between said first protocol and said second protocol; and wherein said first protocol is a USB protocol, and wherein said second protocol is an Ethernet protocol. - View Dependent Claims (11, 12, 13, 14, 15)
-
-
16. A digital protocol translator comprising:
-
first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, said first protocol circuitry including a first controller; second protocol circuitry having a second I/O port adapted to communicate using a second digital protocol different from said first digital protocol, said second protocol circuitry including a second controller in communication with said first controller; a cable assembly including a first connector, a second connector, and a cable extending between said first connector and said second connector, wherein said first protocol circuitry and said second protocol circuitry are located within said cable assembly and whereby said communications between said first I/O port and said second I/O port are translated between said first protocol and said second protocol. - View Dependent Claims (17, 18, 19)
-
-
20. A method for translating digital communications comprising:
-
receiving into a first protocol circuitry a first digital communication using a first digital protocol; processing said first digital communication within said first protocol circuitry under a direction of a first controller; receiving into a second protocol circuitry a processed first digital communication output of said first protocol circuitry; processing said processed first digital communication output within said second protocol circuitry; outputting a translated first digital communication from said second protocol circuitry; and wherein said first digital protocol is a USB protocol and wherein said second digital protocol is an Ethernet protocol. - View Dependent Claims (21, 22, 24)
-
-
23. A method for translating digital communications comprising:
-
receiving into a first protocol circuitry a first digital communication using a first digital protocol, processing said first digital communication within said first protocol circuitry under a direction of a first controller; receiving into a second protocol circuitry a processed first digital communication output of said first protocol circuitry; processing said processed first digital communication output within said second protocol circuitry; outputting a translated first digital communication from said second protocol circuitry; processing microprocessor program instructions defining a plurality of protocols within a digital microprocessor coupled to said first protocol circuitry and;
said second protocol circuitry; andwherein said microprocessor program instructions are stored within a semiconductor fixed memory.
-
-
25. A method for translating digital communications comprising:
-
receiving into a first protocol circuitry through a first I/O port a first digital communication using a first digital protocol; processing said first digital communication within said first protocol circuitry under a direction of a first controller; receiving into a second protocol circuitry a processed first digital communication output of said first protocol circuitry; processing said processed first digital communication output within said second protocol circuitry; outputting a translated digital communication from said second protocol circuitry through a second I/O port; and processing microprocessor program instructions defining a plurality of protocols within a digital microprocessor coupled to said first protocol circuitry and said second protocol circuitry; wherein said microprocessor program instructions are loaded into a semiconductor read/write memory through at least one of said first I/O port and said second I/O port.
-
-
26. A digital protocol translator comprising:
-
first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, said first protocol circuitry including a first controller; second protocol circuitry having a second I/O port adapted to communicate using a second digital protocol different from said first digital protocol, said second protocol circuitry including a second controller in communication with said first controller; a digital microprocessor and digital memory coupled to said digital microprocessor, said digital microprocessor operating under program control stored in said digital memory and communicating with both said first controller and said second controller; whereby communications between said first I/O port and said second I/O port are translated between said first protocol and said second protocol; and wherein said first digital protocol is a USB protocol and wherein said second digital protocol is an Ethernet protocol.
-
-
27. A digital protocol translator comprising:
-
first protocol circuitry having a first I/O port adapted to communicate using a first digital protocol, said first protocol circuitry comprising a first controller including a first DMA interface; second protocol circuitry having a second I/O port adapted to communicate using a second digital protocol different from said first digital protocol, said second protocol circuitry comprising a second controller in communication with said first controller, said second controller including a second DMA interface; and a digital memory capable of being accessed both by the first and the second DMA interface; whereby communications between said first I/O port and said second I/O port are translated between said first protocol and said second protocol. - View Dependent Claims (28, 29, 30)
-
-
31. A method for translating digital communications comprising:
-
receiving into a first protocol circuitry a first digital communication using a first digital protocol; processing said first digital communication within said first protocol circuitry under a direction of a first state machine within a first controller; sending a processed first digital communication output of said first protocol circuitry via a first DMA interface, wherein and said first state machine is separate from and communicating with said first DMA interface; receiving into a second protocol circuitry said processed first digital communication output of said first protocol circuitry; processing said processed first digital communication output within said second protocol circuitry under a direction of a second controller; and outputting a translated digital communication from said second protocol circuitry. - View Dependent Claims (32)
-
-
33. A method for translating digital communications comprising:
-
receiving into a first protocol circuitry a first digital communication using a first digital protocol; processing said first digital communication within said first protocol circuitry under a direction of a first controller; sending a processed first digital communication output of said first protocol circuitry via a first DMA interface to a digital memory; receiving into a second protocol circuitry said processed first digital communication output from said digital memory via a second DMA interface; processing said processed first digital communication output within said second protocol circuitry under a direction of a second controller; and outputting a translated digital communication from said second protocol circuitry. - View Dependent Claims (34, 35)
-
Specification