Multiple-valued logic circuit architecture; supplementary symmetrical logic circuit structure (SUS-LOC)

• US 6,133,754 A
• Filed: 05/29/1998
• Issued: 10/17/2000
• Est. Priority Date: 05/29/1998
• Status: Expired due to Term

• Current Assignee: Omnibase Logic, Inc.
• Original Assignee: EDO Corporation (L3Harris Technologies, Inc.)
• Inventors: Olson, Edgar Danny
• Primary Examiner(s): Tokar, Michael
• Assistant Examiner(s): Tan, Vibol
• Application Number:
  US09/086,869
• Time in Patent Office: 872 Days
• Field of Search: 326/59, 326/60, 326/112, 326/119, 326/121
• US Class Current: 326/59
• CPC Class Codes: H03K 19/0008 Arrangements for reducing power consumption
• CPC Class Codes: H03K 19/09425 Multistate logic H03K19/096 takes precedence

Abstract

Circuit structure and resulting circuitry for multiple-valued logic. The circuit structure allows the design and fabrication of any r-valued logic function of n-places where r is an integer greater than 1 and n is an integer greater than 0. This structure is called SUpplementary Symmetrical LOgic Circuit structure (SUS-LOC). In circuits incorporating SUS-LOC, circuit branches are realized that uniquely deliver circuit response and output. For some circuits, and due to the operating characteristics of the switch elements, additional circuit elements, or stages, must be incorporated to prevent "back biasing." SUS-LOC is fully active. Only active elements perform logic synthesis and those components not directly related to logic synthesis, such as resistors and/or other passive loads, are relegated the task of circuit protection. The fabrication of r-valued, multi-valued, or multiple-valued logic circuits, designed using the definitions of the SUS-LOC structure can be accomplished with known techniques, materials, and equipment.

Claims

1. A one-place signal processing circuit for multiple-valued logic, comprising:

an input and an output,

a first terminus branch coupling said input to said output, said first terminus branch conducting a first output signal for a first set of unique input signals;

a second terminus branch coupling said input to said output, said second terminus branch conducting a second output signal for a second set of unique input signals; and

an intermediate branch coupling said input to said output, said intermediate branch having only two switches and conducting a third output signal for a third set of unique input signals;

whereby

a one-place logic function is provided for multiple-valued logic signal processing.

2. The one-place signal processing circuit for multiple-valued logic of claim 1, further comprising:

an additional stage, said additional stage preventing back biasing of at least one branch of the one-place signal processing circuit for multiple-valued logic.

3. A multiple-place signal processing circuit for multiple-valued logic, comprising:

first and second inputs;

an output;

a first composite branch coupling said first and second inputs to said output, said first composite branch having an intermediate branch, said intermediate branch having only two switches, said first composite branch conducting a first output signal for a first set of unique input signals; and

a second composite branch coupling said first and second inputs to said output, said second composite branch conducting a second output signal for a second set of unique input signals;

whereby

a multiple-place logic function is provided for multiple-valued logic signal processing.

4. The multiple-place signal processing circuit for multiple-valued logic of claim 3, wherein said first composite branch further comprises:

an additional stage, said additional stage preventing back biasing of at least one switch of said first composite branch.

5. An information signal processing circuit for multiple-valued logic, comprising:

a first switch, said first switch coupled to a first source voltage and having a first switch input and a first switch output, said first switch transmitting said first source voltage to said first switch output when an input signal voltage impressed upon said first switch input is sufficiently different than said first source voltage by a first threshold voltage; and

a second switch, said second switch coupled to said first switch, said second switch coupled to a second source voltage and having a second switch input coupled to said first switch input and a second switch output coupled to said first switch output, said second switch transmitting said second source voltage to said second switch output when said input signal voltage impressed upon said second switch input is sufficiently different than said second source voltage by a second threshold voltage;

whereby

the information signal processing circuit controls transmission of either said first source voltage or said second source voltage in response to said input signal voltage by appropriate selection of said first switch, said first threshold voltage required by said first switch, said second switch, and said second threshold voltage required by said second switch thereby attaining a multiple-valued logic circuit.

6. The information signal processing circuit for multiple-valued logic of claim 5, further comprising:

said first source voltage plus said first threshold voltage overlapping said second source voltage plus said second threshold voltage to provide continuous output.

7. The information signal processing circuit for multiple-valued logic of claim 5 wherein said first switch comprises an N-channel FET.

8. The information signal processing circuit for multiple-valued logic of claim 5 wherein said second switch comprises a P-channel FET.

9. An information signal processing circuit for multiple-valued logic, comprising:

a first N-channel FET switch, said first switch coupled to a first source voltage and having a first switch input and a first switch output, said first switch transmitting said first source voltage to said first switch output when an input signal voltage impressed upon said first switch input is sufficiently different than said first source voltage by a first threshold voltage;

a second P-channel FET switch, said second switch coupled to a second source voltage and having a second switch input coupled to said first switch input and a second switch output coupled to said first switch output, said second switch transmitting said second source voltage to said second switch output when said input signal voltage impressed upon said second switch input is sufficiently different than said second source voltage by a second threshold voltage; and

said first source voltage plus said first threshold voltage overlapping said second source voltage plus said second threshold voltage to provide continuous output;

whereby

the information signal processing circuit controls transmission of either said first source voltage or said second source voltage in response to said input signal voltage by appropriate selection of said first switch, said first threshold voltage required by said first switch, said second switch, and said second threshold voltage required by said second switch thereby attaining a multiple-valued logic circuit.

10. A multiple-valued logic signal processing circuit for processing signals having three or more levels, comprising:

a first input;

an output;

a first terminus branch coupled to said first input and to said output, said first terminus branch responding to input signals of a first logic level carried by said first input by transmitting a first output signal;

a second terminus branch coupled to said first input and to said output, said second terminus branch responding to input signals of a second logic level carried by said first input by transmitting a second output signal;

a first intermediate branch coupled to said first input and said outputs said first intermediate branch having only two switches and responding to input signals of a third logic level carried by said first input by transmitting a third output signal;

said first terminus branch not transmitting said first output signal when said first input carries said second logic level signal; and

said second terminus branch not transmitting said second output signal when said first input carries said first logic level signal;

whereby

logic operations are performed on input signals by the signal processing circuit, said input signals controlling said output signals.

11. The multiple-valued logic signal processing circuit of claim 10, wherein said first terminus branch comprises a P-channel depletion mode FET, whereby said first terminus branch responds to said first logic level signal by transmitting said first output signal, said first logic level being below said first output signal plus a gate threshold value.

12. The multiple-valued logic signal processing circuit of claim 10, wherein said first terminus branch comprises a P-channel enhancement mode FET, whereby said first terminus branch responds to said first logic level signal by transmitting said first output signal, said first logic level being below said first output signal minus a gate threshold value.

13. The multiple-valued logic signal processing circuit of claim 10, wherein said second terminus branch comprises an N-channel depletion mode FET, whereby said second terminus branch responds to said second logic level signal by transmitting said second output signal, said second logic level being above said second output signal minus a gate threshold value.

14. The multiple-valued logic signal processing circuit of claim 10, wherein said second terminus branch comprises an N-channel enhancement mode FET, whereby said second terminus branch responds to said second logic level signal by transmitting said second output signal, said second logic level being above said second output signal plus a gate threshold value.

15. The multiple-valued logic signal processing circuit of claim 10, further comprising:

said first intermediate FET having a gate, source, and drain, and defining an upper value above which said first intermediate branch does not transmit said third output signal;

said second intermediate FET having a gate, source, and drain, and defining a lower value below which said first intermediate branch does not transmit said third output signal;

said first intermediate FET gate coupled to said first input and said gate of said second intermediate FET;

said first intermediate FET drain coupled to said source of said second intermediate FET; and

said second intermediate FET drain coupled to said output.

16. The multiple-valued logic signal processing circuit of claim 15, wherein:

said first intermediate FET is a P-channel depletion mode IGFET; and

said second intermediate FET is an N-channel enhancement mode IGFET.

17. The multiple-valued logic signal processing circuit of claim 15, wherein:

said first intermediate FET is a P-channel enhancement mode IGFET; and

said second intermediate FET is an N-channel depletion mode IGFET.

18. The multiple-valued logic signal processing circuit of claim 15, wherein:

said first intermediate FET is a P-channel depletion mode IGFET; and

said second intermediate FET is an N-channel depletion mode IGFET.

19. The multiple-valued logic signal processing circuit of claim 10, wherein said first terminus branch comprises a single FET.

20. The multiple-valued logic signal processing circuit of claim 10, wherein said second terminus branch comprises a single FET.

21. The multiple-valued logic signal processing circuit of claim 10, further comprising:

a second input;

a third terminus branch coupled to said second input and said output, said third terminus branch responding to logic level signals carried by said second input by transmitting a fourth output signal;

a fourth terminus branch coupled to said second input and said output, said fourth terminus branch responding to logic level signals carried by said second input by transmitting a fifth output signal;

whereby

a multiple-valued logic logical operation may be performed on input signals carried by said first and second inputs.

22. The multiple-valued logic signal processing circuit of claim 21, further comprising:

a second intermediate branch coupled to said second input and said output, said second intermediate branch responding to logic level signals carried by said second input by transmitting a sixth output signal.

23. The multiple-valued logic signal processing circuit of claim 22, wherein said second intermediate branch comprises a plurality IGFET pairs, each IGFET pair defining a unique band of input signals for which each of said IGFET pairs transmits a signal.

24. The multiple-valued logic signal processing circuit of claim 23, further comprising:

an additional stage, said additional stage preventing back biasing of at least one branch of the multiple-valued logic signal processing circuit.

25. A multiple-valued logic signal processing circuit for processing signals having three or more levels, comprising:

a first input;

a second input;

an output;

a first terminus branch coupled to said first input and to said output, said first terminus branch responding to input signals of a first logic level carried by said first input by transmitting a first output signal;

a second terminus branch coupled to said first input and to said output, said second terminus branch responding to input signals of a second logic level carried by said first input by transmitting a second output signal;

a third terminus branch coupled to said second input and said output, said third terminus branch responding to input signals of a third logic level carried by said second input by transmitting a third output signal;

a fourth terminus branch coupled to said second input and said output, said fourth terminus branch responding to input signals of a fourth logic level carried by said second input by transmitting a fourth output signal;

said first and third terminus branches forming a first composite branch capable of transmitting a first composite output signal;

said second and fourth terminus branches forming a second composite branch capable of transmitting a second composite output signal;

said first composite branch only transmitting said first composite output signal when said first and third logic level signals are carried by said first and second inputs, respectively;

said second composite branch only transmitting said second composite output signal when said second and fourth logic level signals are carried by said first and second inputs, respectively;

whereby

a multiple-place multiple-valued logic circuit is provided that provides unique output logic signals in response to unique first and second input logic signals.

26. The multiple-valued logic signal processing circuit for processing signals having three or more levels of claim 25 wherein the multiple-valued logic signal processing circuit is selected from the group consisting of:

CGOR, CGAND, CEQ, CSIGMA, GOR, GAND, EQ, SIGMA, and XGOR.