Method and apparatus for redundant location addressing using data compression
First Claim
1. A method for accessing a memory array, the method comprising steps of:
- receiving an address for access to one or more cells of a first memory array;
analyzing the address to determine whether the address matches an uncompressed address in a temporary memory array, and, when the address does not match any uncompressed address stored in the temporary memory array, the method includes steps of;
analyzing the address to determine which portion of compressed data stored in a third memory array containing compressed addresses of defective cells in the first memory array to decompress;
decompressing the portion of compressed data to provide expanded data;
writing the expanded data to the temporary memory array;
comparing the expanded data to the address to determine when the address corresponds to an expanded datum of the expanded data;
routing the address to a second memory array when the address and a datum from the decompressed data match; and
accessing the second memory array via the address.
6 Assignments
0 Petitions
Accused Products
Abstract
A method and apparatus for identifying defective cells in a memory array includes receiving a request for accessing an address and analyzing the address to determine when the address matches an address stored in a temporary memory array. When the address does not match any address stored in the temporary memory array, a wait instruction is sent to a processor and the address is analyzed to determine which portion of compressed data stored in a map memory array to decompress. The map memory array stores data containing compressed addresses of defective cells in a first memory array. The portion of compressed data is then decompressed to provide expanded data when the address does not match any address stored in the temporary memory array. The expanded data are then written to the temporary memory array, and the expanded data are compared to the address to determine when the address corresponds to an expanded datum of the expanded data.
30 Citations
36 Claims
-
1. A method for accessing a memory array, the method comprising steps of:
-
receiving an address for access to one or more cells of a first memory array; analyzing the address to determine whether the address matches an uncompressed address in a temporary memory array, and, when the address does not match any uncompressed address stored in the temporary memory array, the method includes steps of; analyzing the address to determine which portion of compressed data stored in a third memory array containing compressed addresses of defective cells in the first memory array to decompress; decompressing the portion of compressed data to provide expanded data; writing the expanded data to the temporary memory array; comparing the expanded data to the address to determine when the address corresponds to an expanded datum of the expanded data; routing the address to a second memory array when the address and a datum from the decompressed data match; and accessing the second memory array via the address. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method for accessing a memory array, the method comprising steps of:
-
receiving a memory array access request including a requested address; generating a first hash code from the requested address; comparing the first hash code to hash codes for decompressed addresses stored in a temporary memory array; determining if an address stored in the temporary array corresponds to the requested address when a match is found between a hash code for a decompressed address and the first hash code; and routing the memory array access request to a spare memory array when an address stored in the temporary array corresponds to the requested address. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13)
-
-
14. A method for accessing cells in a memory array, the method comprising steps of:
-
receiving a request for accessing an address; analyzing the address to determine when the address matches an address stored in a temporary memory array, and, when the address does not match any address stored in the temporary memory array, performing steps of; analyzing the address to determine which portion of compressed data stored in a map memory array containing compressed addresses of defective cells in a first memory array to decompress; decompressing the portion of compressed data to provide expanded data; writing the expanded data to the temporary memory array; and comparing the expanded data to the address to determine when the address corresponds to an expanded datum of the expanded data, when the address and the expanded datum match, accessing a spare memory array via the address. - View Dependent Claims (15, 16)
-
-
17. A memory control circuit comprising:
-
storage control unit means coupled to a bus, the storage control unit means for accessing memory array units to retrieve data from a first memory array unit in response to memory array access requests delivered via the bus; first memory array means coupled to the storage control unit means, the first memory array means for storing data; second memory array means coupled to the storage control unit means, the second memory array means for replacing cells determined to be defective in the first memory array means; and means for compressing data describing memory array addresses corresponding to cells determined to be defective in the first memory array means to provide compressed addresses and for decompressing compressed addresses to provide decompressed addresses, the compressing means coupled to the storage control unit means. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25)
-
-
26. A memory control circuit comprising:
-
a storage control unit coupled to a bus, the storage control unit for accessing memory array units to retrieve data from a first memory array unit in response to memory array access requests delivered via the bus; a first memory array coupled to the storage control unit, the first memory array for storing data; a second memory array coupled to the storage control unit, the second memory array for replacing cells determined to be defective in the first memory array; and a data compressor that compresses data describing memory array addresses corresponding to cells determined to be defective in the first memory array to provide compressed addresses and that decompresses compressed addresses to provide decompressed addresses, the data compressor coupled to the storage control unit. - View Dependent Claims (27, 28, 29, 30, 31, 32)
-
-
33. A computer comprising:
-
a processor; a read-only memory storing instructions for operation of the processor; a random-access memory array storing data; a spare random-access memory array storing data corresponding to defective locations in the random-access memory array; a storage control unit coupled to the processor, the read-only memory, the random-access memory and the spare random-access memory, the storage control unit accessing the read-only memory, the random-access memory and the spare random-access memory to retrieve data in response to commands from the processor; and a data compressor coupled to the storage control unit, the data compressor compressing data indicative of addresses of defective storage locations in the random access memory array to provide compressed addresses, and decompressing the compressed addresses. - View Dependent Claims (34, 35, 36)
-
Specification