Preemptive processor for mode S squitter message reception
First Claim
Patent Images
1. A preemptive processor for use in a mode-S receiver system including a message processing circuit, comprising:
- a signal input;
a high-level threshold circuit coupled to the signal input, the high-level threshold circuit providing a high threshold signal at a high output;
a low-level threshold circuit coupled to the signal input, the low-level threshold circuit providing a low threshold signal at a low output;
a first preamble circuit coupled to the high output, the first preamble circuit providing a first control signal in response to the high threshold signal and including a message preamble at the high output;
a second preamble circuit coupled to the low output, the second preamble circuit providing a second control signal in response to the low threshold signal and including the message preamble at the low output; and
a signal path control circuit having a message initialization output coupled to the message processing circuit and an end-of-message input coupled to the message processing circuit, the signal path control circuit providing a message initialization signal at the message initialization output in response to the first control signal, and the signal path control circuit providing the message initialization signal at the message initialization output in response to the second control signal if an end-of-message signal has been received at the end-of-message input after a previous message initialization signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A preemptive processor for a tactical collision avoidance system (TCAS) selects mode S squitter messages from closer airplanes on a priority basis. The receiver has a higher sensitivity level to receive squitter messages at greater ranges. The high-level squitter messages preempt the lower-level squitter messages. The preemptive processor can be implemented as part of a application-specific integrated circuit (ASIC).
-
Citations
16 Claims
-
1. A preemptive processor for use in a mode-S receiver system including a message processing circuit, comprising:
-
a signal input;
a high-level threshold circuit coupled to the signal input, the high-level threshold circuit providing a high threshold signal at a high output;
a low-level threshold circuit coupled to the signal input, the low-level threshold circuit providing a low threshold signal at a low output;
a first preamble circuit coupled to the high output, the first preamble circuit providing a first control signal in response to the high threshold signal and including a message preamble at the high output;
a second preamble circuit coupled to the low output, the second preamble circuit providing a second control signal in response to the low threshold signal and including the message preamble at the low output; and
a signal path control circuit having a message initialization output coupled to the message processing circuit and an end-of-message input coupled to the message processing circuit, the signal path control circuit providing a message initialization signal at the message initialization output in response to the first control signal, and the signal path control circuit providing the message initialization signal at the message initialization output in response to the second control signal if an end-of-message signal has been received at the end-of-message input after a previous message initialization signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method of processing data in a mode S signal, comprising:
-
receiving an RF signal;
low-level threshold processing of the RF signal to generate a low threshold signal;
high-level threshold Processing of the RF signal to generate a high threshold signal;
providing a message initialization signal if the high threshold signal includes a preamble;
providing message initialization signal in the low threshold signal if the low threshold signal includes the preamble; and
wherein the message initialization signal is only provided in response to the low threshold signal if the high threshold does not include the preamble. - View Dependent Claims (11, 12, 13, 14)
providing a message complete signal after the data in the low threshold signal or in the high threshold signal is received.
-
-
15. A message receiver system, comprising:
-
a signal input;
a preemptive processor coupled to the signal input, the preemptive processor generating a high threshold signal and a low threshold signal. the preemptive processor z providing a message initialization signal on a preemption basis in response to the high threshold signal including a message preamble or in response to the low threshold signal including the message preamble;
a message processor coupled to the input and the preemptive processor, the message processor processing a signal received at the input in response to the message initialization signal;
wherein the preemption basis includes immediately providing the message initialization signal in response to the high threshold signal including the message preamble; and
wherein the preemption basis includes providing the message initialization signal in response to the low threshold signal including the message preamble only if the message processor is not processing the signal at the signal input. - View Dependent Claims (16)
-
Specification