Gameport communication apparatus and method
First Claim
1. In a computer coupled to an external device using a gameport, said gameport having a gameport address and at least first, second and third lines, said external device having at least a memory device, a method for communicating between said computer and said external device, comprising the steps of:
- receiving positional data from said external device;
converting said positional data into a plurality of data bits;
storing said plurality of data bits in said memory device;
transmitting said plurality of data bits from said memory device to said computer using said gameport;
placing a clock signal on said first of said gameport lines by said external device; and
placing at least some of said plurality of data bits on at least said second of said gameport lines synchronized with said clock signal.
7 Assignments
0 Petitions
Accused Products
Abstract
Communication with a computer through a gameport is provided in a fashion which provides an increased information bandwidth, e.g. for coupling three or more joysticks or other peripheral devices and/or a total of five or more buttons. In one embodiment, information from joysticks or other peripheral devices is provided to the synchronous serial digitized form over the 4 button lines. X-A and Y-A lines of the gameport are used for providing, to the external devices, timing information from which load and clock signals are generated to control output of information from the peripheral devices to complete.
-
Citations
10 Claims
-
1. In a computer coupled to an external device using a gameport, said gameport having a gameport address and at least first, second and third lines, said external device having at least a memory device, a method for communicating between said computer and said external device, comprising the steps of:
-
receiving positional data from said external device;
converting said positional data into a plurality of data bits;
storing said plurality of data bits in said memory device;
transmitting said plurality of data bits from said memory device to said computer using said gameport;
placing a clock signal on said first of said gameport lines by said external device; and
placing at least some of said plurality of data bits on at least said second of said gameport lines synchronized with said clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
configuring said gameport to receive said positional data from said external device.
-
-
3. The method, as claimed in claim 1, further comprising the step of:
configuring said gameport to permit coupling to variable resistors in said external device.
-
4. The method, as claimed in claim 1, wherein said external device is a user-positionable control device.
-
5. The method, as claimed in claim 1, wherein said external device is a joystick.
-
6. The method, as claimed in claim 1, wherein said external device comprises a joystick and wherein said plurality of data bits are representative of at least an axis position of said joystick.
-
7. The method, as claimed in claim 1, wherein said external device comprises a joystick and wherein said plurality of data bits are representative of at least a button position of said joystick.
-
8. The method, as claimed in claim 1, wherein said plurality of data bits are transmitted in a synchronous serial fashion.
-
9. The method, as claimed in claim 1, further comprising the step of outputting from said external device to said computer information identifying the type of external device.
-
10. In a computer coupled to an external device using a gameport, said gameport having a gameport address, said external device having at least a memory device, a method for communicating between said computer and said external device, comprising the steps of:
-
receiving positional data from said external device;
converting said positional data into a plurality of data bits;
storing said plurality of data bits in said memory device; and
transmitting said plurality of data bits from said memory device to said computer using said gameport;
wherein said memory device comprises a shift register.
-
Specification