Structure for increasing the maximum voltage of silicon carbide power transistors
First Claim
Patent Images
1. A silicon carbide UMOS power transistor that demonstrates increased maximum voltage, said transistor comprising:
- a metal oxide semiconductor, enhancement-type field effect transistor formed in silicon carbide and including a trench and a trench oxide on the walls and bottom of said trench;
said transistor having a source and a drain wherein both said source and said drain have the same conductivity type, said transistor further having a channel region with the opposite conductivity type from said source and said drain; and
an implanted protective region aligned beneath said trench oxide of said transistor that is directly grounded for protecting said trench oxide from the degrading or breakdown effects of a large voltage applied to the drain;
said implanted protective region being n-type when said source and drain are p-type and being p-type when said source and drain are n-type.
2 Assignments
0 Petitions
Accused Products
Abstract
A silicon carbide insulated gate power transistor is disclosed that demonstrates increased maximum voltage. The transistor comprises a field effect or insulated gate transistor with a protective region adjacent the insulated gate that has the opposite conductivity type from the source for protecting the gate insulator material from the degrading or breakdown effects of a large voltage applied across the device.
134 Citations
31 Claims
-
1. A silicon carbide UMOS power transistor that demonstrates increased maximum voltage, said transistor comprising:
-
a metal oxide semiconductor, enhancement-type field effect transistor formed in silicon carbide and including a trench and a trench oxide on the walls and bottom of said trench;
said transistor having a source and a drain wherein both said source and said drain have the same conductivity type, said transistor further having a channel region with the opposite conductivity type from said source and said drain; and
an implanted protective region aligned beneath said trench oxide of said transistor that is directly grounded for protecting said trench oxide from the degrading or breakdown effects of a large voltage applied to the drain;
said implanted protective region being n-type when said source and drain are p-type and being p-type when said source and drain are n-type.
-
-
2. A silicon carbide UMOS power transistor that demonstrates increased maximum voltage, said transistor comprising:
-
an n-type silicon carbide substrate;
a p-type silicon carbide epitaxial layer on said n-type substrate;
an n-type well in said p-type epitaxial layer;
a gate trench extending through said n-type well and said p-type epitaxial layer and terminating in said n-type substrate;
a gate oxide on the walls and bottom of said trench;
respective ohmic contacts to said gate oxide for defining a gate, to said n-type well for defining a source, and to said substrate for defining a drain; and
a p-type silicon carbide region between said oxide and said n-type substrate that is directly grounded and aligned with the bottom of said gate trench for protecting said oxide in said trench from the degrading or breakdown effects of a large positive voltage applied to the drain. - View Dependent Claims (3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A silicon carbide UMOS power transistor that demonstrates increased maximum voltage, said transistor comprising:
-
an n-type silicon carbide substrate;
an n-type silicon carbide epitaxial layer on said n-type substrate;
a p-type epitaxial layer on said n-type epitaxial layer;
an n-type well in said p-type epitaxial layer;
a gate trench extending through said n-type well and said p-type epitaxial layer and terminating in said n-type epitaxial layer;
a gate oxide on the walls and bottom of said trench;
respective ohmic contacts to said gate oxide for defining a gate, to said n-type well for defining a source, and to said substrate for defining a drain; and
a p-type region between said oxide and said n-type epitaxial layer that is directly grounded and aligned with the bottom of said gate trench for protecting said oxide in said trench from the degrading or breakdown effects of a large positive voltage applied to the drain. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23)
-
-
24. A silicon carbide insulated gate bipolar power transistor (IGBT) that demonstrates increased maximum voltage, said transistor comprising:
-
a p-type silicon carbide substrate;
an n-type silicon carbide epitaxial layer on said p-type substrate;
a p-type silicon carbide epitaxial layer on said n-type epitaxial layer;
an n-type well in said p-type epitaxial layer;
a gate trench extending through said n-type well and said p-type epitaxial layer and terminating in said n-type substrate;
a gate oxide on the walls and bottom of said trench;
respective ohmic contacts to said gate oxide for defining a gate, to said n-type well for defining a source, and to said substrate for defining an emitter; and
a p-type silicon carbide region between said oxide and said n-type epitaxial layer that is directly grounded and aligned with the bottom of said gate trench for protecting said oxide in said trench from the degrading or breakdown effects of a large positive voltage applied across said transistor. - View Dependent Claims (25, 26, 27, 28, 29, 30, 31)
-
Specification