×

Driver circuit for high speed data

  • US 6,194,949 B1
  • Filed: 03/04/1998
  • Issued: 02/27/2001
  • Est. Priority Date: 03/04/1998
  • Status: Expired due to Term
First Claim
Patent Images

1. A driver circuit for transmission of data signals on a channel, said driver circuit comprising:

  • first and second buffer units for receiving data signals to be transmitted over the channel, each of said first and second buffer units including a first power supply side and a second power supply side;

    a differential switch responsive to said data signals, said differential switch being driven by positive and negative drive-currents, said differential switch including;

    a) a first switch coupled to said first buffer unit, said first buffer unit supplying said data signals to said first switch; and

    b) a second switch coupled to said second buffer unit, said second buffer unit supplying said data signals to said second switch;

    a pair of complementary output terminals coupled to said differential switch for releasing said data signals into the channel;

    first and second drive-current limiting devices for limiting respective ones of said positive and negative drive-currents to a required value, said first drive-current limiting device being connected to said first switch via a first current-limited node, said second drive-current limiting device being connected to said second switch via a second current-limited node, one of said first and second power supply sides of said first buffer unit being coupled to said first current-limited node, one of said first and second power supply sides of said second buffer unit being coupled to said second current-limited node;

    a bias cell connected to said first and second drive-current limiting devices for biasing said first and second drive-current limiting devices to the required value; and

    a current-shunting switch operative to switch said positive and negative drive-currents such that said positive and negative drive-currents bypass said complementary output terminals.

View all claims
  • 11 Assignments
Timeline View
Assignment View
    ×
    ×