Fixed frequency switching regulator with improved dynamic response
First Claim
1. A fixed frequency switching regulator device interconnected for driving an output switch for enabling an input voltage level at an output terminal, the device comprising:
- a current source, a comparator, a discharge switch, a timing capacitor and a hysteresis circuit interconnected for;
charging the timing capacitor from the current source until a timing capacitor voltage level exceeds the input voltage level, so as to enable the comparator to turn on the discharge switch for draining the timing capacitor so as to drive the comparator into a low state thereby enabling the hysteresis circuit to develop hysteresis;
the device further including a reset dominant pulse-width modulated latching device having a set and a reset input terminals, the latching device driving an output terminal to a low state when both the set and reset input terminals are driven to a low state;
the latching device being switched by the comparator so that at the start of a timing cycle, the set input terminal of the latching device assumes a low state when the comparator moves to a low state momentarily so that the output terminal of the latching device moves to a high state thereby turning on the output switch and enabling feedback from the timing capacitor to an error comparator so that the output switch remains in an on state until a portion of the output voltage, determined by a voltage divider, exceeds a reference voltage at the error comparator so that the latching device turns the output switch off and disables feedback from the timing capacitor, the voltage divider being coupled to a feedback switch device for enabling a feedback signal from the timing capacitor at the error comparator for providing slope compensation so as to stabilize operation of the device.
1 Assignment
0 Petitions
Accused Products
Abstract
An electrical circuit provides a fixed frequency switching regulator, having improved dynamic response, and a low count of external discrete elements. The circuit can be used at 100% duty cycle and does not require a minimum load or the components usually found in such circuits for compensation. A current source is used to charge a timing capacitor. A comparator is used in conjunction with a hysteresis circuit so that as the timing capacitor is charged the voltage on one input of the comparator rises until reaching a set input voltage level whereupon the timing capacitor is discharged to ground. A PWM latch logic element is used to control output to a control switch, a FET, so that positive going output pulses are received at an output terminal. A divider network between the output terminal and the timing capacitor along with a switch controlled by the PWM latch element are used for slope compensation for maintaining operational synchronization to the oscillator.
-
Citations
4 Claims
-
1. A fixed frequency switching regulator device interconnected for driving an output switch for enabling an input voltage level at an output terminal, the device comprising:
- a current source, a comparator, a discharge switch, a timing capacitor and a hysteresis circuit interconnected for;
charging the timing capacitor from the current source until a timing capacitor voltage level exceeds the input voltage level, so as to enable the comparator to turn on the discharge switch for draining the timing capacitor so as to drive the comparator into a low state thereby enabling the hysteresis circuit to develop hysteresis;
the device further including a reset dominant pulse-width modulated latching device having a set and a reset input terminals, the latching device driving an output terminal to a low state when both the set and reset input terminals are driven to a low state;
the latching device being switched by the comparator so that at the start of a timing cycle, the set input terminal of the latching device assumes a low state when the comparator moves to a low state momentarily so that the output terminal of the latching device moves to a high state thereby turning on the output switch and enabling feedback from the timing capacitor to an error comparator so that the output switch remains in an on state until a portion of the output voltage, determined by a voltage divider, exceeds a reference voltage at the error comparator so that the latching device turns the output switch off and disables feedback from the timing capacitor, the voltage divider being coupled to a feedback switch device for enabling a feedback signal from the timing capacitor at the error comparator for providing slope compensation so as to stabilize operation of the device. - View Dependent Claims (2, 3, 4)
- a current source, a comparator, a discharge switch, a timing capacitor and a hysteresis circuit interconnected for;
Specification
-
- Resources
-
Current AssigneeUnisem Inc (Infineon Technologies AG)
-
Original AssigneeUnisem Inc (Infineon Technologies AG)
-
InventorsStevenson, Brian Keith
-
Primary Examiner(s)STERRETT, JEFFREY L
-
Application NumberUS09/099,998Time in Patent Office991 DaysField of Search323/282, 323/288, 323/351, 363/95, 363/97US Class Current323/288CPC Class CodesG05F 1/575 characterised by the feedba...
